

ADVANCED SEMICONDUCTOR DEVICES (PTY) APR -

3rd Floor, Vogas House Application Note
123 Pritchard Street/Corner Mooi Street

Johannesburg Tel Nu 29-2856

AN INTELLIGENT TERMINAL WITH DATA LINK CAPABILITY

By
Charles Melear
Microprocessor Applications Engineer
Austin, Texas

INTRODUCTION

A small but powerful terminal complete with high speed data link can be constructed with a minimum number of NMOS LSI circuits. Operating systems can be developed to make this terminal act as a word processor, point-of-sale terminal, data input source, etc. The data link capability allows the operator to call in the resources of remote computers at synchronous serial data rates of up to 1.5 megahertz.

Five devices form the core of the terminal as shown in Figure 1. An MC6809 Microprocessor (MPU) was chosen because of its many hardware and software features.

The MC6845 CRT Controller (CRTC) permits the use of a video display monitor. This controller was chosen because it allows complete software control of the video display monitor. Vertical sync delay, horizontal sync width and delay, blanking, number of characters-per-row, and rows-per-screen are all programmable.

Serial keyboard input capability is provided by an MC6850 Asynchronous Communications Interface Adapter (ACIA) which performs the serial/parallel conversions. This application polls the ACIA to check for a data present indication instead of using an interrupt. This polling method provides the highest priority and shortest response time to the high speed data link.

High speed data link capabilities are provided by an MC6854 Advanced Data Link Controller (ADLC). The ADLC detects the start of a message, receives the message, calculates and appends a CRC character, and provides a closing flag. Serial data rates of 1.5 megahertz are possible with this system. To operate at these speeds, direct memory access capability is needed and is provided, in this application, by an MC6844 Direct Memory Access Controller (DMAC). A data transfer can be processed every four bus cycles when an MC6854 ADLC and an MC6844 DMAC are used together.

MC6845 CRT CONTROLLER (CRTC)

The CRTC provides horizontal sync, vertical sync, and blanking to a video display monitor along with the memory

address of the data to be displayed. A cursor output is also provided. Once the CRTC is initialized, it performs the function of controlling the video display monitor without intervention by the processor. Initialization is accomplished by writing the appropriate values into the 16 programmable registers. Figure 2 Sheet 1 is a worksheet which can be used to collect the information required to calculate the values needed for the CRTC register worksheet given in Figure 2 Sheet 2. It is assumed that the video display monitor uses a 60 hertz power source and a 15,750 hertz horizontal oscillator frequency. After initialization, the CRTC starts with the address located in the start address register. The ASCII character represented by the hexadecimal value at that location will appear in the upper left-hand corner of the video display monitor. The CRTC advances the memory address lines by one with each character clock. The first row will contain the number of characters specified in the horizontal display register.

Due to synchronization problems between the CRT clock and several other signals, it is possible that the first character could be only partially displayed. Figure 3 shows how this can happen because the time between the CRT clock and display enable (Tx) is an internal function of the CRTC. The first character will be partially displayed because display enable goes high approximately in the middle of the first character. This problem can be resolved by writing an ASCII blank (20) at the first character location and using the second character location to display the first character.

The screen memory must be accessible to the processor for updating. Since the CRTC memory address lines normally drive the screen memory, multiplexers are used to select either the CRTC memory address lines or the processor address lines. A decoding network selects the processor address lines any time an address between \$0000 and \$1FFF is detected. The data bus for the screen memory is isolated from the processor data bus by SN74LS243 transceivers. These devices are normally in the high-impedance state in both directions except during a processor read or write of the




Figure 1. Intelligent Terminal — Block Diagram

screen memory. The direction signals for the transceivers are derived from the select signal to the address line multiplexers and the read/write from the processor.

The output of the screen memory is latched into an SN74LS374 octal latch. The shift/load signal is used as a strobe to the latch. This latch is used to synchronize data flow between the screen memory and the output shift register. The latch holds data for one full CRT clock cycle and is used mainly to remove concern about memory pro-

pagation times. The output of the latch drives an MCM66740 character generator which feeds the parallel input of an SN74LS165 shift register. The shift/load signal is used to load the shift register. The dot clock is used to serially shift the data from the shift register.

In order to display a row of characters on a video display screen, the top line of each character must be addressed, then the second line, and so on until each row has been displayed. The CRTC steps through all the addresses to be displayed in

		Format Worksheet		 :				
1.	Displayed Characte	ers Per Row		Char.				
2.	Displayed Characte		Rows					
3.	Character Matrix	a. Columns		Columns				
		b. Rows		_ Rows				
4.	Character Block	a. Columns		_ Columns				
		b. Rows		Rows				
5.	Frame Refresh Rat	Frame Refresh Rate						
6.	Horizontal Oscillato		_ Hz					
7.	Active Scan Lines		Lines					
8.	Total Scan Lines (Lines						
9.	Total Rows Per So	reen (Line 8 + Line 4b)		_ Rows				
9a.	Number of Scan L	ines Remaining From Line 9		Lines				
10.	Vertical Sync Dela	y (Character Rows)		_ Rows				
11.	Vertical Sync Widt	h (Scan Lines)	16	Lines				
12.	Horizontal Sync De	elay (Character Times)		Char. Time				
13.	Horizontal Sync W	idth (Character Times)		_ Char. Time				
14.	Horizontal Scan De	elay (Character Times)		_ Char. Time				
15.	Total Character Tir	mes (Line 1 + 12 + 13 + 14)		_ Char. Time				
16.	Character Rate (Lin	ne 6 times 15)		_ Hz ·				
17.	Dot Clock Rate (Li	ne 4a times 16)		Hz				

Figure 2. CRTC Programming Worksheet (Sheet 1 of 2)

CRTC Register Worksheet									
RO	Horizontal Total (Line 15 minus 1)	Decimal Hex							
R1	Horizontal Displayed (Line 1)	until the row address is equal to the ad-							
R2	Horizontal Sync Position (Line 1+ Line 12)	the maximum scan line address register.							
R3	Horizontal Sync Width (Line 13)	wu) tarelling bridges and bus of the second							
R4	Vertical Total (Line 9 minus 1)	polisonly and the source of heremone,							
R5	Vertical Adjust (Line 9a Lines)	si lengis topton socion signal is							
R6	Vertical Displayed (Line 2)	flids juggeo attab adv to number adv d							
R7	Vertical Sync Position (Line 2+ Line 10)	new signal called cursor plus data.							
R8	Interlace (00 Normal, 01 Interlace, 03 Interlace	ce and Video)							
R9	Max Scan Line Add (Line 4b minus 1)	standard of 1800 tollier to word and							
R10	Cursor Start	nam defined at the challeng area. Other-							
R11	Cursor End	Don restor ad l to espha od) La tangua vari							
R12	Start Address (H)	aldidy of only your stail south lastr.							
R13	Start Address (L)	a bigh as the flut character of a row is							
R14	Cursor (H)	low just after the last character of a row is							
R15	Cursor (L)	the state of the s							
R16	Light Pen (H)								
R17	Light Pen (L)								

Figure 2. CRTC Programming Worksheet (Sheet 2 of 2)




Figure 3. First Character Timing

the first character row, increments the row address by one, and then steps through the same addresses again. This procedure is repeated until the row address is equal to the address contained in the maximum scan line address register. The row address is reset to zero and the second character row is displayed.

A cursor may be programmed to appear at any location within the display memory area. The cursor output signal is logically ORed with the output of the data output shift register to form a new signal called cursor plus data.

Display enable is used for vertical and horizontal blanking. The data to the video display monitor must be enabled only during the time that the beam of the video display monitor is sweeping what has been defined as the display area. Otherwise, random data may appear at the edges of the screen and horizontal and vertical retrace lines may also be visible. Display enable goes high as the first character of a row is displayed and goes low just after the last character of a row is displayed.

Signals which include cursor plus data, display enable, and the select signal to the address line multiplexers are ANDed to form the composite data signal applied to the video display monitor. The select signal to the address line multiplexer is included to suppress any spurious data that may occur when the processor accesses the display memory. Composite data is fed to a D-type flip-flop that is clocked by the dot clock. This ensures that boundaries between dot periods in the composite data signal occur at regular intervals.

MC6844 DIRECT MEMORY ACCESS CONTROLLER (DMAC)

This application has local keyboard interface capability through use of an MC6850 Asynchronous Communications Interface Adapter (ACIA). It also has serial data link capability through the use of an MC6854 Advanced Data Link Controller (ADLC). This is a high speed data link capable of data transfer rates up to 1.5 megabits per second. If used at maximum speed in full duplex, a polling routine would not be able to handle the transmitted and received data. Therefore, direct memory access capability is needed. At one megabit data transfer rates, a data transfer must occur every four microseconds if full duplex operation is used. An MC6844 Direct Memory Access Controller (DMAC) can transfer data at that rate. One transfer is made every eight microseconds on each of two channels or one byte received and one byte transmitted during eight microseconds. The DMAC has four channels, but only two are used in this application. When enabled, two different pins on the ADLC are used to indicate that the transmit data register is empty and that the receiver FIFO buffer is full. These signals are used to make transfer requests to channels zero and one of the DMAC.

When the transfer request line (TxRQ) goes high in response to a service request from the ADLC, the DMAC requests the data bus from the MPU. When the data and address buses are available, the MPU will assert bus available (BA) and bus status (BS). The logical AND of these signals is the DMA grant signal (DGRNT) to the DMAC. When DMA

grant is received, the DMAC automatically takes control of the buses in one cycle and performs the data transfer during the next cycle. The bus request from the DMAC is released during the transfer cycle. The MC6809 will not attempt to regain the bus until one full cycle after the release of bus request. The bus available and bus status signals from the MPU are released immediately after the removal of bus requests which causes DMA grant to go low. This allows the DMAC to put its bus drivers in the high-impedance state in the cycle following the transfer without the possibility of bus contention by the MPU.

The DMAC has a number of 8-bit registers to be programmed. Figure 4 is an illustration of these registers. Channel zero is a transmit channel and its address register (registers 0 and 1) is loaded with the first address in memory to be transferred. The channel zero byte count register (registers 2 and 3) is loaded with the number of bytes to be transferred. The address register for channel one (register 4 and 5) is loaded with the first address in memory to serve as a destination for data. The byte count register for channel one (registers 6 and 7) should be loaded with \$FFFF since the length of an incoming message is generally not known. This value will allow

a message of any length. Registers 8 through F are not used. In this application, channel zero is programmed for the three-state control steal transfer mode and read (from memory to ADLC); and channel one is programmed for three-state control steal transfer mode and write (from ADLC to memory).

The priority control register is used to enable the transmit and receive channels when desired. Only interrupt request/DMA end (IRQ/DEND) for channel zero is enabled in the interrupt control register. This will cause an interrupt when the channel zero byte count register is decremented to zero indicating that all bytes have been transferred. A DMA end (DEND) will occur when the last byte is transferred to the transmit register of the ADLC. DMA end (DEND) and interrupt request (IRQ) are multiplexed on one pin. By taking the logical OR of DGRNT and IRQ/DEND, a separate IRQ can be obtained. The separate DEND is obtained by taking the logical OR of the transfer strobe (TxSTB) and interrupt request/DMA end (IRQ/DEND). In actual use the DMAC is programmed and enabled before the ADLC is enabled. This will ensure that transfers can begin immediately upon initialization of the ADLC.

-		
Programi	mina	Model
riogrann	1111119	1410001

Register	Address	sed. This et			Registe	r Content			
negistei	(Hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Channel Control	1x*	DMA End Flag (DEND)	Busy/Ready Flag	Not Used	Not Used	Address Up/Down	TSC/ Halt	Burst/ Steal	Read/Write (R/W)
Priority Control	14 slds	Rotate Control	Not Used	Not Used	Not Used	Request Enable #3 (RE3)	Request Enable #2 (RE2)	Request Enable #1 (RE1)	Request Enable #0 (RE0)
Interrupt Control	15 VIII	DEND IRQ Flag	Not Used	Not Used	Not Used	DEND IRQ Enable #3 (DIE3)	DEND IRQ Enable #2 (DIE2)	DEND IRQ Enable #1 (DIE1)	DEND IRQ Enable #0 (DIE0)
Data Chain	16	Not Used	Not Used	Not Used	Not Used	Two/Four Channel Select (2/4)	Data Chain Channel Select B	Data Chain Channel Select A	Data Chain Enable

^{*}The x represents the binary equivalent of the channel desired.

Address and Byte Count Registers

Register	Channel	Address (Hex)
Address High	0	0
Address Low	0	1
Byte Count High	0	2
Byte Count Low	0	3
Address High	1 44 1	4
Address Low	1	5
Byte Count High	1	. 6
Byte Count Low	1 -	7
Address High	2	8
Address Low	2	9
Byte Count High	2	A
Byte Count Low	2	В
Address High	3	С
Address Low	3	D
Byte Count High	3	E
Byte Count Low	3	F

Figure 4. MC6844 DMAC Registers

MC6854 ADVANCED DATA LINK CONTROLLER (ADLC)

The ADLC handles the data link protocol. Basically, the ADLC transmits and receives serial data in full duplex. The data format of message frame is shown in Figure 5. When transmitting, the transmit data output (TxD) will either be high (mark idle) or sending a series of opening flags (flag idle). Upon writing a word to the transmit FIFO register, an opening flag will be sent followed by the data. Details of the ADLC registers are given in Figure 6. Data must be supplied to the transmit FIFO register at a rate sufficient to ensure that the data output shift register never becomes empty. The last byte to be transmitted is written to the transmit last data register. As soon as the last byte is transmitted, the ADLC automatically appends a 16-bit cyclic redundancy character (CRC) in the frame check sequence field and a closing flag. The receiver constantly searches the data stream for an opening flag with which to synchronize. After an opening flag is detected, the first non-flag character and all succeeding bytes are shifted into the receiver FIFO register and CRC calculation is started. The receiver FIFO register must be read fast enough to ensure that a receiver overrun does not occur. When a closing flag is detected, the ADLC takes the prior 16 bits and compares it to the CRC generated by the receiver. The CRC is not shifted into the receiver FIFO register.

The chip select (\overline{CS}) pin of the ADLC must be asserted whenever the DMAC requests data by issuing a transmit strobe or when the address of the ADLC appears on the address bus. The logical ANDing of TxSTB and the address of the ADLC is used to develop a composite chip select (\overline{CS}) signal.

When a DMA transfer occurs between memory and the ADLC, the DMAC controls the R/\overline{W} line for the system. During the transfer cycle, the R/\overline{W} line of the ADLC must be inverted with respect to the system R/\overline{W} line. This is accomplished by exclusive ORing TxSTB and R/\overline{W} . If TxSTB is low (no transfer), the output follows R/\overline{W} . If TxSTB is high (transfer cycle), the output is the complement of R/\overline{W} .

The ADLC requires that the last byte to be transferred be treated differently. The system may set bit four of control register two high and write the last byte into the transmitter (continue) data register or the last byte can be written into the

transmitter (last) data register. In this application, the latter method is used by using TxSTB, IRQ/DEND, and R/W to control a dual, 4-to-1 data selector. The truth table for the data selector is shown in Table 1. When DEND is low, the DMAC is indicating that this is the last byte. DEND occurs coincidentally with TxSTB which forces the register selects (RSO, RS1) of the ADLC high and selects the transmitter (last) data register. If only TxSTB is low, register select zero will be low and register select one will be high and the transmitter (continue) data register will be selected.

MC6809 MICROPROCESSING UNIT (MPU)

The MC6809 must be discussed from two viewpoints — hardware and software.

HARDWARE — The internal clock of the MPU is made to work with the MC6844 DMA Controller. Figure 7 is a timing diagram for a DMA response and three-state steal. The DMA request three-state control steal (DROT) output of DMAC drives the DMA/BREQ input of the MPU. As shown in Figure 7, the first full cycle following DRQT going low (which causes DMA/BREQ to also go low) is a dead cycle. Since the DRQT low output from the DMA results in the DMA/BREO input to MC6809 going low, it is a dead cycle for both the DMA and the MC6809. Dead time is the time required for the MPU to relinquish control of the bus and the DMAC to gain control of the bus. The next cycle accommodates the DMA transfer. During this cycle, DRQT is released. The MPU automatically inserts one dead cycle after DMA/BREQ is released. This gives the DMAC one cycle to relinquish control of the bus and the MPU to gain control of the bus. After the dead cycle, the MPU assumes normal con-

The MC6809 has no equivalent of the valid memory address (VMA) signal which is available on the MC6800. Normally a VMA is not needed; however, during the dead cycles which precede and follow a DMA transfer, the buses are undefined. This allows the possibility of a spurious write into a random memory location. This possibility can be eliminated by developing a signal called direct memory access valid memory address (DMAVMA). The DMA grant DGRNT signal from the DMAC and the E signal are used to




Figure 5. Data Format of a Message Frame

	RS1 RS0 = 00	RS1 RS0 = 01	RS1 RS0 = 10	RS1 RS0 = 11
Bit #	Status Register #1	Status Register #2	Receiver Data Register	
0	RDA	Address Present	Bit 0	
1	Status #2	Frame Valid	Bit 1	
	Read Request			
2	Loop	Inactive Idle Received	Bit 2	
3	Flag Detected	Abort Received	Bit 3	
	(When Enabled)			Same as RS1, RS0 = 10
4	CTS	FCS Error	Bit 4	
5	Tx Underrun	DCD	Bit 5	
6	TDRA/Frame	Rx Overrun	Bit 6	
	Complete			
7	IRQ Present	RDA (Receiver Data Available)	Bit 7	

				Transmitter Data	Transmitter Data	TORG
Bit #	Control Register = 1	Control Register = 2 (C ₁ b ₀ = 0)	Contro! Register = 3 (C ₁ b ₀ = 1)	(Continue Data)	(Last Data) (C ₁ b ₀ = 0)	Control Register = (C ₁ b ₀ = 1)
0	Address Control (AC)	Prioritized Status Enable	Logical Control Field Select	Bit 0	Bit 0	Double Flag Single Flag Interframe Control
1	Receiver Interrupt Enable (RIE)	2 Byte/1 Byte Transfer	Extended Control Field Select	Bit 1	Bit 1	Word Length Select Transmit #1
2	Transmitter Interrupt Enable (TIE)	Flag/Mark Idle	Auto, Address Extension Mode	Bit 2	Bit 2	Word Length Select Transmit #2
3	RDSR Mode (DMA)	Frame Complete/ TDRA Select	01/11 Idle	Bit 3	Bit 3	Word Length Select Receive #1
4	TDSR Mode (DMA)	Transmit Last Data	Flag Detected Status Enable	Bit 4	Bit 4	Word Length Select Receive #2
5	Rx Frame Discontinue	CLR Rx Status	Loop/Non-Loop Mode	Bit 5	Bit 5	Transmit Abort
6	Rx RESET	CLR Tx Status	Go Active on Poll/Test	Bit 6	Bit 6	Abort Extend
7	Tx RESET	RTS Control	Loop On-Line Control DTR	Bit 7	Bit 7	NRZI/NRZ

Figure 6. MC6854 ADLC Internal Register Details

Table 1. Data Selector Truth Table

Operation	TxSTB	DEND	R/W	A	В	1Y	2Y
Normal Operation No DMA Transfer	1	X	X	1	1	A1	A0
DMA Transfer from ADLC to Memory	0	1	0	0	1	1	0
DMA Transfer from, to ADLC	0	1	1	0	1	1	0
DMA Transfer of Last Byte from Memory to ADLC	0	0	0	0	0	1	1
DMA Transfer of Last Byte from ALDC to Memory	0	0	1	0	1	1	0

develop the \overline{DMAVMA} signal as shown in Figure 8. A timing diagram showing the effect of the \overline{DMAVMA} signal is given in Figure 7.

SOFTWARE — The flowchart used to generate the software to operate this system is shown in Figure 9 and the software listings are shown in Figures 10 and 11. Figure 10 uses the ADLC in the priority mode while Figure 11 uses the non-priority mode. The software overhead in this program limits the operation of the data link to about 62 kHz. However, this program is highly instructive in the use of the ADLC/DMAC combination.


The MC6809 has been shown to have definite hardware advantages primarily due to the internal DMA compatible clocks; however, the software advantages are are also quite

impressive. The use of the Direct Page Register allows significant reductions in the amount of object code that must be generated. The Direct Page Register is an 8-bit register that forms the upper byte of a 16-bit address instead of assuming the upper byte is \$00 when a direct instruction is executed.

The two programs contained in Figures 10 and 11 show the use of the ADLC in the priority and non-priority modes, respectively. The priority mode program requires 660 bytes of code without the Direct Page Register. However, 43 bytes of code were saved when the scratch RAM was moved from \$0000 to \$BF10. The Direct Page Register was set to \$BF so that the scratch RAM and peripherals could all be addressed with direct instructions. The non-priority mode, which originally required 718 bytes of code, was reduced by 36 bytes when the Direct Page Register was used.

By setting the Direct Page Register to \$BF, one byte of code will be saved each time locations \$BF00 to \$BFFF are accessed. An extended instruction takes three bytes of code as opposed to two for direct. For programs that must operate on real time events, this also has the advantage of executing a memory access in one less clock cycle. The program operating this system limits the serial transmission rate due to software overhead. By reducing this overhead, the hardware can operate faster.

Another advantage is position independency. Conditional branches of ± 32768 bytes can be executed. This covers the entire memory address space available to the MC6809. Since branches are program counter relative, this makes them independent of where the program originates. MC6800






Figure 8. DMAVMA Generation Circuit

branches being ± 128 bytes must be used to branch to jump statements for moves of greater than 128 bytes. A long branch to subroutine instruction also enables ± 32 K branches which are also program counter relative. When a program is completely position independent, the code can be placed anywhere in the memory space and work. MC6800 programs cannot be made position independent unless they

are written in the first 256 memory locations. Therefore, the MC6809 offers the convenience of position-independent ROMs.

SYSTEM SCHEMATIC

Figure 12 is the schematic for the intelligent terminal.




Figure 9. Flowchart of DMA-ADLC Program (Sheet 1 of 9)




Figure 9. Flowchart of DMA-ADLC Program (Sheet 2 of 9)




Figure 9. Flowchart of DMA-ADLC Program (Sheet 3 of 9)




Figure 9. Flowchart of DMA-ADLC Program (Sheet 4 of 9)




Figure 9. Flowchart of DMA-ADLC Program (Sheet 5 of 9)




Figure 9. Flowchart of DMA-ADLC Program (Sheet 6 of 9)




Figure 9. Flowchart of DMA-ADLC Program (Sheet 7 of 9)




Figure 9. Flowchart of DMA-ADLC Program (Sheet 8 of 9)




Figure 9. Flowchart of DMA-ADLC program (Sheet 9 of 9)

PAGE	001 DMAADL	C .SA:1	ı	DMAADL			
00001					NAM	DMAADLC	
00002				* MAY	19,1981		
00003					OPT	O,NOG,LL	E=82
00005				* THIS	PROGRAI	M IS TO D	EMONSTRATE THE MC6854 ADLC
00006							844 DMA CONTROLLER AND
00007				* THE	MC6809 1	MPU CHIP	DESIGNED FOR DMA AND
00008				* DYNA	MIC MEMO	ORY REFRE	SH.
00010		BF40	A	ADRGØH	EOU	\$BF40	DMA ADD REG Ø HIGH ADD
00011		BF41		ADRGØL		\$BF41	DMA REG Ø LOW ADD
00012		BF42			EQU		DMA BYTE COUNT REG Ø HI ADD
00013		BF43	A	BCRGØL	EQU	\$BF43	DMA BYTE COUNT REG Ø LO ADD
00014		BF44	A	ADRG1H	EQU EQU	\$BF44	DMA SDD REG 1 HIGH ADD
00015		BF45	A	ADRG1L	EQU	\$BF45	DMA ADD REG 1 LOW ADD
00016		BF46					DMA BYTE COUNT REG 1 HI ADD
00017		BF47		BCRG1L		1	DMA BYTE COUNT REG 1 LO ADD
00018		BF5Ø		CNTRLØ	-	\$BF50	DMA CHAN Ø CONTROL REG
00019		BF51		CNTRL1		\$BF51	DMA CHAN 1 CONTROL REG
00020		BF54	A	DMAPCR	EQU	\$BF54 \$BF55	DMA PRIORITY CONTROL REG
00021 00022		BF55 BF56	A	DMADCE	EQU	\$BF56	DMA IRO CONTROL REG DMA DATA CHAIN CONTROL REG
00022		Dr 30	A	DMADCK	EQU	00.100	DMA DATA CHAIN CONTROL REG
00024		BFØØ	Α	STATS1	EQU	\$BFØØ	ADLC STATUS #1 ADD
00025		BFØ1	A	STATS2	EQU	\$BF01	ADLC STATUS #2 ADDRESS REG.
00026		BFØ2	A	RXFIFO	EQU EQU	\$BFØ2	ADLC RXFIFO ADDRESS
00027					EQU	\$BF00	ADLC CONTROL REG #1 ADD
00028				ADLCR2	EQU	\$BFØ1	ADLC CONTOL REG #2 ADD
00029		BFØ1	A	ADLCR3	EQU	SBF01	ADLC CONTROL REG #3 ADD
ØØØ3Ø ØØØ31		BFØ3 BFØ2	A	TXFIFO	EQU	\$BF02	ADLC CONTROL REG #3 ADD ADLC CONTROL REG #4 ADD ADLC TXFIFO ADD
00031		DEVIZ	A	INFIFO	EQU	201 0 Z	ADEC TAFFFO ADD
	BF10				ORG	\$BF10	
		00		STATUS		\$00	SOFTWARE CONDITION REGISTER
	BF11 BF12	ØØ ØØ		RXFRAM	FCB	\$00	TRANSMIT SOFTWARE STATUS REG RECEIVE SOFTWARE STATUS REG
	BF13	1000				\$00 \$4000 \$4200	STARTING ADD OF 1ST TX BUFFER
	BF15	4200	A	TXBUF1	FDB FDB	\$4200	STARTING ADD OF 1ST TX BUFFER
00039A		5000		RXBUF1		\$5000	START ADD OF 1ST RECV BUFF
					FDB		START ADD OF 2ND RECV BUFF
00041A		AA		ADRES1		SAA	STATION ADDRESS
00042A		ØØ		ADRES2		\$00	NULL ADDRESS
00043A		FF		ADRES3		\$FF	GLOBAL ADDRESS
00044A	BF1E	00		CONTRL		\$00	RECEIVED CONTROL WORD STORAGE L
00045A		00		RFMCNT		\$00	
00046A		ØØ		TFMCNT		\$00	
00047A		55		OUTADD		\$55	
00048A		99		OUTCTL		\$00	
00049A		ØØ ØØ		DMAGIM		\$00	DMA CHAN A CONTROL REG IMAGE
00050A		00		DMAIIM		\$00	DMA CHAN 1 CONTROL REG, IMAGE
MUNDIA		Ø Ø Ø		CR1IMG CR2IMG		\$00 \$00	ADLC CONTROL REG 1 IMAGE ADLC CONTROL REG 2 IMAGE
00052A		00		CR3IMG		\$00	ADLC CONTROL REG 3 IMAGE

Figure 10. Priority Mode Program Listing (Sheet 1 of 11)

PAGE Ø	02 DMAAI	IC .SA:	. IMMAL	L						
	BF29 BF2A BF2B		A SR2I	MC	FCB \$00 FCB \$00 FCB \$00	ADLC	STATUS	1 IMAGE 2 IMAGE	LOC	
					P5383					

Figure 10. Priority Mode Program Listing (Sheet 2 of 11)

PAGE (003 1	DMAADI	LC .SA	A:1 I	DMAADL		
00059A	AØØØ					ORG	\$A000
00060			ØØBF	A		SETDP	\$BF WOO MARDONG
00061A			BF	A		LDA	#\$BF 342 3HT 308
00062A	AØØ2	1F	8B	A		TFR	A, DP
00063A	A004	BE	AØ66	A	START	LDX	HRDINT
00064A	AØØ7	BF	FFF8	A		STX	\$FFF8
00065A	AØØA	10CE	1FFF	A	INIT	LDS	#\$1FFF SET UP STACK
00066A			10			SEI	SET IRQ MASK
00067A	AØ10	86	Ø1	A		LDAA	#\$01 SET UP DMA IRQ CON REG
00068A			55	A			DMAICR A A A A A A A A A A A A A A A A A A A
00069A			54	A			DMAPCR
00070A		-	13	A		LDX	TXBUF1 SET UP XMIT ADD CTR IN DMA
00071A		-	40	A		STX	ADRGØH
00072A			17	A			RXBUF1 SET UP RECV ADD CTR IN DMA
00073A			44	A		STX	ADRG1H
00074A		-	0200			LDX	#\$200 SET UP CHAN 0 BCR (XMIT)
							DCDCGII WITMU 1020 COUNT
00076A			05			LDAA	#\$05 SET UP CHAN Ø CONT REG (XMIT)
00077A						STAA	CNTRLØ
00078A			ØA	Α		LDAA	#\$04 SET UP CHAN 1 CONT REG (RECV)
00079A						STAA	CMMD 1
00080A		THE RESERVE AND ADDRESS OF THE PARTY.	Cl	A		LDAA	#\$Cl ACCESS CR4
00081A			00	A		STAA	ADLCR1
00082A			1F	A			#\$1F SET UP CONTROL REG 4 IN ADLC
00083A			Ø3	A			ADLCR4 8 BIT WLS, NRZ, FLAG-FLAG
00084A			28	A		STAB	CR4IMG
00085A			10	A		LDAB	#\$10 SET UP CONT REG 3 IN ADLC
000034	4033	CO	11)	^	*ENARI		DETECT IN RECV
00087A	1037	D7	01	A		STAB	ADLCR3
00087A			27	A		STAB	CR3IMG
00089A			CØ	A		LDAA	#\$CØ ACCESS CR2
00009A		-	00	A		STAA	ADLCR1
00090A			25	A		STAA	CRIIMG
00092A	A041	Cb	Ø5	A	*DDT00	LDAB	#\$Ø5 SET UP ADLC CONT REG 2
00093 00094A	2012	D7	01	2			GIC ENABLE, 1 BYTE XFER, FLAG IDLE
00094A			26	A		STAB	ADLCR2
00095A				A 106			CR2IMG SAVE IN IMAGE
				A196		LBSR	XMIT ENABLES DMA MODE OF OPERATION
00097A			25	A		LDAA	CRIIMG
00098A			CØ	A			#\$CØ TURN ON XMIT SECTION IN ADLC
00099A			Ø6	A			#\$06 ENA IRQ XMIT AND RECV.
00100A			25	A		STAA	CRIIMG
00101A		-	ØØ	A		STAA	ADLCR1
00102A			EF			CLI	
00103A	A056	20	00	AØ58		BRA	WAIT

Figure 10. Priority Mode Program Listing (Sheet 3 of 11)

				*PROGRA		THAT WOULD					WE 988
00110A A058 00111A A059	12	10		WAIT	NOP NOP						
00113A A050 00114A A050 00115A A050	2E 12	04	A062		BGT SO NOP NOP						
00116A A066		F6	AØ58		BRA WA	IT XG.					
00118 00119 00120 00121				*HAVE (WOULD BE A OCCURRED S EIVED ABOR BE HANDLE	N AREA WHE UCH AS A L T, TX UNDE D IN SETTI AT) TO IND	OSS OF CA RRUN, OR NG UP SPE	RRIER A LOSS CIAL F	(DCD OF RAME REQUI	CTS	
00124A A062		10 F2		SOFT	CLR ST	ATUS					
DELESA AND	1 20	E Z	ANDO		DRA WA	BATE					

Figure 10. Priority Mode Program Listing (Sheet 4 of 11)

PAGE 6	005 D	MAAI	DLC .SA	1:1	DMAADL			
00127					*INTERU			
00129					*HARDWA			THE AREA OF THE PROGRAM
00130					*THAT S			C AND THE DMA ONCE TRANSFERS
00131					*HAVE E	BEEN ST	ARTED. IF	A SYSTEM WOULD NOT USE IRQ
00132					*OR NMI	A POL	LING ROUT	INE WOULD BE NECESSARY
00133							S FUNCTION	
00136A	AØ66	96	50	A	HRDINT			IS IT FROM DMA
00137A	AØ68	2B	05	AØ6F		BMI	HIRQ2	YES-BRANCH
ØØ138A	ARGA	96	00	A				IS IRO FROM ADLC
00139A			04	AØ72		BMI	HIRO1	YES-BRANCH
00140A				,				NO-RETURN FROM IRO
								The state of the s
00140					ATD OF		AAR	
00142								WERE ENABLED FOR IRQ
00143					*THEY	IN TURN		POLLED FOR IRQ
00145A	AGGE	16	GGAF	A121	HIRQ2			
00146A			29		HIRO1	STAA	SRIIMG	
00147A					HINDI	ORAA		KEEP IRQ MASKED
				A		UNAA	#210	KEDI TIKE MINENEDI
ØØ148A			8A	3 0 0 0				ACC A TO CCK
00149A			68	AØE2		BCS	RDATA RSTAT2	
00150A								
ØØ151A			2.2	AØAØ		BMI		
ØØ152A		175 A 12 000 -		Α	HIRQ1A		SRIIMG	RELOAD STATUS #1 CONTENTS TO ACC
ØØ153A						110 DI		TRANSMIT DATA REG AVAIL
00154A			Ø7	A08A		BMI	TXLOAD	TRANSMIT DATA REG AVAIL
00155A 00156A				AØ8B		HOLH		TRANSMITTER UNDERFLOW
ØØ157A			Ø5	ANOB		BMI	TXUNDR	TRANSMITTER UNDERFLOW
ØØ158A		-	ØA	3002		ROLA	CECEDO	CLEAD TO CEND LOCT
				A093		BMI	CTSERR	CLEAR TO SEND LOST
ØØ159A						RTI		
ØØ16ØA	0.000.000.000.000		1.0					
00161A 00162	AUOB	90	10	А	TXUNDR *IN STA		STATUS	SET BIT OF TX UNDERRUN
00163A	AØ8D	8A	40	A	ira araa		#\$40	
00164A			10	A		STAA	STATUS	
00165A			06	A099		BRA	CLRTXS	
00166A			10		CTSERR		STATUS	
ØØ167A			20	A		ORAA	#\$20	
ØØ168A				A		STAA	STATUS	
ØØ169A					CLRTXS		CR2IMG	
00170A			40	A	CLITAD	ORAA	#\$40	
ØØ171A			01	A		STAA	ADLCR2	
ØØ172A				A O		RTI	HULCIAZ	
00172A							DVEDAM	TEST IF IN RX FRAME
00174A			12 31		RFLAG	LDAA BPL	RXFRAM RFLAG1	NO-BRANCH -1ST FLAG
00174A								TURN OFF RECV DMA OPERATION
				Al4F		LESR	RDMAOF	
00176A				-		LDAB	CRZIMG	CLEAR THE RX STATUS
ØØ177A			20	A		ORAB	#\$20	PERSON ALER OD 23 PARE ADDOM
00178A			91	A		STAB	ADLCR2	
	AMAD	1%				NOD		GIVE IT TIME TO DO IT

Figure 10. Priority Mode Program Listing (Sheet 5 of 11)

PAGE ØØ6		MAA	DLC .SA	A:1 I	DMAADL			## DMAADLC .SA:1 DMAADL	95.54
00180A A0			01	A		LDAA	STATS2	YES-CHECK IF FRAME VALID SAVE IN IMAGE	
00181A A0			2A	A		STAA	SRZIMG	SAVE IN IMAGE	
00182A A0	B2	8A	10	A		ORAA	#\$10	FARDKAI	
00183A A0	B4	1F	8A	AGDA		TAP	DCMAM2	DDAUGU TD NOW WALTD	
00184A A0	B6	28	42	ANFA		BAC	RSTAT3	BRANCH IF NOT VALID	
00185A A0	BB	Db	IE	A		LIJAB	CONTRL	INC CONTROL NR COUNT	
00186A A0	BA	C4	EN	A		ANDB	#>E0		
00187A A0	BC	CI	EN	A		CWBB	#550	IS IT / YET	
			ØF.	ANCE		BEQ	RFLAG3	NO-BRANCH YES-CLEAR NR COUNT TO ZERO	
00189A A0								YES-CLEAR NR COUNT TO ZERO	
00190A A0	0.00		EØ	A	DDIAGA	POBB	#\$EØ	THE NE COUNT	
00191A A0								INC NR COUNT	
00192A A0 00193A A0									
		17	0181	A24C		LBSK	GETLST	ABBA 28 BE BABA	
00194A A0	CB	1/	DOA /	A1/5	DELAGO	LBSK	KXEND	GO PREPARE FOR NEXT FRAME	
OULUSA AU	CE	38	1.0	HOR	RFLAG9	KTI	COMME		
00197A A0			EU	A		SOBB	#\$EØ		
00198A A0	D3	210	EF	ANC4		BRA	RFLAG4		
								ENTO 91*	
00200A A0	DE	06	12	λ	DELACI	LONA	DVEDIM	CHECK IF 1ST FLG BIT SET	
	_	-						CHECK IF 131 FLG BIT 3ET	
00201A A0		8A	12	A		CMAA	#>N8		
00202A A0		9/	12	A		STAA	RXFRAM		
00203A A0		96	26	A		LDAA	CRZIMG	CLEAR RX STATUS	
00204A A0		8A	20	A		ORAA	#520	CLEAR RX STATUS	
00205A A0			Øl	A		STAA	ADLCR2		
00206A A0	EI	38	00	XB BI	DD 1 M 3	RTI	DVETER	A A A A A A A A A A A A A A A A A A A	
00207A A0	EZ	106	02	A	RDATA	LDAB	RXFIFU	GO GET AVAILABLE DATA	
00208A A0	E4	96	12	A		LDAA	RXFRAM		
								SAVE CONTROL BYTE	
00210A A0								DECLARE INFRAME STATUS	
00211A AD	EA	9/	12	AIDE		STAA	RXFRAM	TUDN ON DECU DAY MODE	
								TURN ON RECV DMA MODE	
WWZIJA AW	EF								
00215					*DFADS	CTATIL	S DEC 2 OF	ADLC AND CHECKS FOR ERRORS	
00215					*OR IF	RECET	VED FRAME	WAS VALID.	
00210					TIH THE	ens	ATE AAO	WAS VALID.	
								GETS STATUS 2 FROM ADLC	
00219A A0				A		STAA	SR2IMG	ABBE 97 IN A	
00220A A0			10	A		ORAA			
00221A A0			8A			TAP			
00222A A0			10	Alga				BRANCH IF ADDRESS PRESENT	
00223A A0			11				RIDLE		
00224A A0			13	A111		BMI			
00225A A0			2A	A		LDAA			
00225A A1						ROLA			
00227A A1			1A	AllD		BMI	OVRUN		
00228A A1			MAKE W	WIID		ROLA			
00229A A1			13	A119				DAMA GARREDO FOOM	
00230A A1							MAR SES		
00230A A1			ØC						
00232A A1			,,,,	.1113			COLKK		
			23	Aler	ADDCK			ADD 30 0000 00 000 1000000	
GG233A AI		011	23	1 : 1 6.1	ALL DO	Dist	CHALLI	Dim II THIN IN OUR ADDINGS	
00233A Al 00234A Al		3 B				RTI			

Figure 10. Priority Mode Program Listing (Sheet 6 of 11)

0D 10 11 14 15 18 19 1C 1D 20 21 23 25 27	17 38 17 38 17 38 17 38 17 38 17 38 17 38	Ø103 Ø110 Ø116 Ø11C Ø122	A213 A224 A22E A238 A242	ABORT FCSERR DCDERR *MODEM OVRUN *DMA SI	LBSR RTI LBSR RTI LBSR RTI LBSR RTI LBSR WAS LO RTI LBSR RTI LBSR RTI LBSR RTI	RABORT CRCERR DCDLST OST OVRUN1 INTERUPT CR2IMG	INDICATE THAT AN INACTIVE INDICATE AN ABORT WAS RECEIVED INDICATE FCS ERROR OCCURED DATA CARRIER DETECT FROM SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2 (AUTO RESET) TURN OFF DMA MODE
10 11 14 15 18 19 1C 1D 20 21 23 25 27	3B 17 3B 17 3B 17 3B 17 3B 17 3B 17 3B	Ø110 Ø116 Ø11C Ø122 26 10 Ø1 39	A224 A22E A238 A242	*IDLE ABORT FCSERR DCDERR *MODEM OVRUN *DMA SI	LBSR RTI LBSR RTI LBSR RTI LBSR WAS LO RTI LBSR RTI	RABORT CRCERR DCDLST OST OVRUN1 INTERUPT CR2IMG	INDICATE AN ABORT WAS RECEIVED INDICATE FCS ERROR OCCURED DATA CARRIER DETECT FROM SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
11 14 15 18 19 1C 1D 20 21 23 25 27	17 3B 17 3B 17 3B 17 3B 17 3B 17 3B	Ø110 Ø116 Ø11C Ø122 26 10 Ø1 39	A224 A22E A238 A242 A A A A A A A A A A A A A A A A A A A	ABORT FCSERR DCDERR *MODEM OVRUN *DMA SI	LBSR RTI LBSR RTI LBSR WAS LO RTI LBSR RTI	RABORT CRCERR DCDLST OST OVRUN1 INTERUPT CR2IMG	INDICATE AN ABORT WAS RECEIVED INDICATE FCS ERROR OCCURED DATA CARRIER DETECT FROM SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
14 15 18 19 1C 1D 20 21 23 25 27	3B 17 3B 17 3B 17 3B 17 3B 96 8A 97 8D	Ø116 Ø11C Ø122 26 10 Ø1 39	A22E A238 A242 A A A A A A A A A A A A A A A A A A A	FCSERR DCDERR *MODEM OVRUN *DMA SI HIRQØ2	RTI LBSR RTI LBSR WAS LO RTI LBSR RTI ERVICE	CRCERR DCDLST DST OVRUN1 INTERUPT CR2IMG	INDICATE FCS ERROR OCCURED DATA CARRIER DETECT FROM SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
14 15 18 19 1C 1D 20 21 23 25 27	3B 17 3B 17 3B 17 3B 17 3B 96 8A 97 8D	Ø116 Ø11C Ø122 26 10 Ø1 39	A22E A238 A242 A A A A A A A A A A A A A A A A A A A	FCSERR DCDERR *MODEM OVRUN *DMA SI HIRQØ2	RTI LBSR RTI LBSR WAS LO RTI LBSR RTI ERVICE	CRCERR DCDLST DST OVRUN1 INTERUPT CR2IMG	INDICATE FCS ERROR OCCURED DATA CARRIER DETECT FROM SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
15 18 19 1C 1D 20 21 23 25 27	17 3B 17 3B 17 3B 17 3B	Ø116 Ø11C Ø122 26 10 Ø1 39	A22E A238 A242 A A A A A A A A A A A A A A A A A A A	PCSERR DCDERR *MODEM OVRUN *DMA SI HIRQØ2	LBSR RTI LBSR WAS LO RTI LBSR RTI ERVICE	CRCERR DCDLST DST OVRUN1 INTERUPT CR2IMG	INDICATE FCS ERROR OCCURED DATA CARRIER DETECT FROM SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
19 1C 1D 20 21 23 25 27	17 38 17 38 96 8A 97 8D	Ø11C Ø122 26 10 Ø1 39	A238 A242 A A A A A A A A A A A A A A A A A A A	DCDERR *MODEM OVRUN *DMA SI HIRQØ2	LBSR WAS LO RTI LBSR RTI ERVICE	DCDLST OST OVRUN1 INTERUPT CR2IMG	DATA CARRIER DETECT FROM SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
19 1C 1D 20 21 23 25 27	17 38 17 38 96 8A 97 8D	Ø11C Ø122 26 10 Ø1 39	A238 A242 A A A A A A A A A A A A A A A A A A A	DCDERR *MODEM OVRUN *DMA SI HIRQØ2	LBSR WAS LO RTI LBSR RTI ERVICE	DCDLST OST OVRUN1 INTERUPT CR2IMG	DATA CARRIER DETECT FROM SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
1D 2Ø 21 23 25 27	17 3B 96 8A 97 8D	0122 26 10 01 39	A242 A A A A162	*DMA S	LBSR RTI ERVICE	OVRUN1 INTERUPT CR2IMG	SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
1D 2Ø 21 23 25 27	17 3B 96 8A 97 8D	0122 26 10 01 39	A242 A A A A162	*DMA S	LBSR RTI ERVICE	OVRUN1 INTERUPT CR2IMG	SET BIT TO INDICATE OVERRUN SET LAST DATA BÎT IN CR2
20 21 23 25 27	3B 96 8A 97 8D	26 10 01 39	A A A A162	*DMA SI	RTI ERVICE LDAA	INTERUPT CR2IMG	SET LAST DATA BÎT IN CR2
21 23 25 27	96 8A 97 8D	26 10 01 39	A A A A162	HIRQØ2	LDAA	CR2IMG	SET LAST DATA BİT IN CR2
21 23 25 27	96 8A 97 8D	26 10 01 39	A A A A162	HIRQØ2	LDAA	CR2IMG	SET LAST DATA BİT IN CR2
21 23 25 27	96 8A 97 8D	26 10 01 39	A A A A162	HIRQØ2	LDAA	CR2IMG	SET LAST DATA BİT IN CR2
23 25 27	8A 97 8D	10 01 39	A A A162		LDAA ORAA STAA BSR	CR2IMG #\$10 ADLCR2	SET LAST DATA BÎT IN CR2 (AUTO RESET)
23 25 27	8A 97 8D	10 01 39	A A A162		ORAA STAA BSR	#\$10 ADLCR2	(AUTO RESET)
					STAA BSR	ADLCR2	#574495 FE AC 4574 4554
					BSR	mp Mr on	
29 2C 2E	17 8D 3B	00C1 68	Aled Aled			TDMAOF	TURN OFF DMA MODE
2C 2E	3B	68	A196		LBSR	TDMAON	LOAD DMA ADDRESS REG AND BCR
ZE.	38				BSR	XMIT	
				1 L UU	RTI		
				O* TRABA			
				* 71 00			
				*			LOAD DMA ADDRESS REG AND BCR
				*			
				*			
				* 77.14			
				* 4 3 3 3			
				Amusea	IN OUT THE		MUD INDODUCE DOOR MUD INC
				*RXFIF	O AND	COMPARES I'	T THE STATION ADDRESSES.
				*IF CO	RRECT	IT SETS TH	E ADD. RECV. BIT IN THE
				*RXFRA	ME. IF	NOT THIS	STATIONS' ADDRESS, CLEAR SYNC IS
				*AGAIN	TO SY	C ON.	NS LOOKING FOR THE FLAG CONDITION
2F	34						
							GET ADD RYTE
							COMPARE RECV DATA TO POSSIBLE
							STATION ADDRESSES
		07	A146				
				* NO A			
		25	A		LDAB	CRIIMG	
		20	Α				CLEAR SYNC IN ADLC
		00	A		STAB	ADLCRI	
		12	7	CKADDO			
	2F 331 335 337 338 33D 33F 441 443 445 446	2F 34 31 D6	2F 34 Ø4 31 D6 Ø2 33 D1 1B 35 27 ØF 37 D1 1C 39 27 ØB 3B D1 1D 3D 27 Ø7 3F D6 25 41 CA 20 43 D7 ØØ 45 39 46 D6 12	2F 34 Ø4 31 D6 Ø2 A 33 D1 1B A 35 27 ØF A146 37 D1 1C A 39 27 ØB A145 3B D1 1D A 3D 27 Ø7 A146 3F D6 25 A 41 CA 20 A 43 D7 ØØ A 45 39 46 D6 12 A	*THIS *RXFIF *IF CO *RXFRA *AND T *AGAIN 2F 34	*THIS ROUTING *RXFIFO AND CO *IF CORRECT: *RXFRAME. IF *AND THE RECO *AGAIN TO SYN 2F 34	31 D6

Figure 10. Priority Mode Program Listing (Sheet 7 of 11)

	008	DMAAI	DLC .	SA:1	DMAADL			
00289A	A14A	D7	12	A		STAB	RXFRAM	SET ADD BIT IN RXFRAM
00290A	A14C	35	04		CKADD9	PULB		
00291A						RTS		
0020211		3,				KID		
00293					*THIS	SUBBOUT	TINE TURNS	OFF DMA CHAN 1 ENABLE AND
					*ADIC	PECETVE	MODE OF	OPERATION.
					DDMAOR	DCHA	, HODE OI	OF ENAITON.
00293A	A141	06	25	i aha a	RUMAUF	FORA	OD L THO	GET IMAGE OF CR1
00290A	ALDI	90	25	A		LDAA	CRIIMG	GET IMAGE OF CRI
						SUBA	#\$08	DISABLE RX DMA MODE IN ADLC
00298A				A		STAA	CRIIMG	
00299A			00	A		STAA	ADLCR1	
00300A	A159	95	54	A		LDAA	DMAPCR	FETCH DMA PCR DATA
00301A			02	A		SUBA	#\$02	RESET CHAN 1 ENABLE BIT
00302A	A15D	97	54	A		STAA	DMAPCR	
00303A		35	02			PULA		
00304A		30	UZ			DTC		
00304A	ALOI	39				KIS		
00306					*TIIDNS	OFF TY	DMA MODE	IN ADLC AND DMA CHAN #0
00307								A AL AS ESTA ASEC
00308A					TOMAGE	PSHA	AAAAA	
								254A A127 BD 39 A16Z
			10	A		SUBA	#\$10	RESET TXDMA BIT IN CRI
00311A	A168	97	25	A		STAA	CRIIMG	2898 AIZC SD 68 AISC TI OC
00312A	A16A	97	00	A		STAA	ADLCR1	DO IT
00313A	A16C	96	54	A		LDAA	DMAPCR	GET PCR CONTENTS
00314A		80	01	Α		SIIRA	#501	RESET CHAN #0 ENABLE BIT
00315A		97	51	Λ		STAA	DMADCD	DO IT GET PCR CONTENTS RESET CHAN #Ø ENABLE BIT DO IT
		25	00			DILLO	DMAFCK	00 11
ØØ316A		35	102			PULA		
00317A	A1 /4	39				RTS		
								1263
00319					*THIS	ROUTINE	LOADS TH	E ALTERNATE RXBUFFER ADDRESS
00319 00320					*THIS	ROUTINE	LOADS THE	E ALTERNATE RXBUFFER ADDRESS THE IN FRAME BIT, AND SETS
10321					*THE P	OTNTER	TO THE NE	XT RXBUFFER AREA TO BE LOADED
10321					*THE P	OTNTER	TO THE NE	XT RXBUFFER AREA TO BE LOADED
10321					*THE P	OTNTER	TO THE NE	XT RXBUFFER AREA TO BE LOADED
10321					*THE P	OTNTER	TO THE NE	XT RXBUFFER AREA TO BE LOADED
00321 00322 00324A 00325A	A175 A177	34 96	Ø2 12	ESS FRANCION SCOV. B ANDR	*THE PO * INTO	OINTER THE DM PSHA LDAA	TO THE NEX	XT RXBUFFER AREA TO BE LOADED
00321 00322 00324A 00325A	A175 A177	34 96	Ø2 12	ESS FRANCION SCOV. B ANDR	*THE PO * INTO	OINTER THE DM PSHA LDAA	TO THE NEX	XT RXBUFFER AREA TO BE LOADED
00321 00322 00324A 00325A	A175 A177	34 96	Ø2 12	ESS FRANCION SCOV. B ANDR	*THE PO * INTO	OINTER THE DM PSHA LDAA	TO THE NEX	XT RXBUFFER AREA TO BE LOADED
00321 00322 00324A 00325A 00326A 00327A	A175 A177 A179 A17B	34 96 85 27	Ø2 12 8Ø 16	A A A193	*THE PO * INTO	OINTER THE DM PSHA LDAA BITA BEQ	TO THE NEXTA RXFRAM #\$80 RXEND9	XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE
00321 00322 00324A 00325A 00326A 00327A 00328A	A175 A177 A179 A178 A17D	34 96 85 27 80	Ø2 12 8Ø 16 86	A A A193 A	*THE PO * INTO RXEND	OINTER THE DM PSHA LDAA BITA BEQ SUBA	TO THE NEXTAN RXFRAM #\$80 RXEND9 #\$86	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO
00321 00322 00324A 00325A 00326A 00327A 00328A 00329A	A175 A177 A179 A17B A17D A17F	34 96 85 27 80 85	Ø2 12 8Ø 16 86 Ø1	A A A193 A	*THE PO * INTO	PSHA LDAA BITA BEQ SUBA BITA	TO THE NE: 1A RXFRAM #\$80 RXEND9 #\$86 #\$01	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO
00321 00322 00324A 00325A 00326A 00327A 00328A 00329A 00330A	A175 A177 A179 A178 A17D A17F A181	34 96 85 27 80 85 27	02 12 80 16 86 01 08	A A A193 A A A18B	*THE PO * INTO	PSHA LDAA BITA BEQ SUBA BITA BEQ	TO THE NEXTAN RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD
00321 00324A 00325A 00325A 00327A 00327A 00328A 00329A 00330A	A175 A177 A179 A17B A17D A17F A181 A183	34 96 85 27 80 85 27 80	02 12 80 16 86 01 08 01	A A A193 A A A18B	*THE PO * INTO	PSHA LDAA BITA BEQ SUBA BETA BEQ SUBA BEQ SUBA	TO THE NE: **A*********************************	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM
00321 00324A 00325A 00325A 00326A 00327A 00328A 00328A 00338A 00331A	A175 A177 A179 A178 A17D A17F A181 A183 A185	34 96 85 27 80 85 27 80 9E	02 12 80 16 86 01 08 01 17	A A A193 A A A188 A	*THE PO * INTO	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA BITA BEQ SUBA LDX	TO THE NEXTAN #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXEND1	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS
00321 00324A 00325A 00325A 00327A 00327A 00328A 00328A 003328A 003328A 003328A	A175 A177 A179 A178 A17D A17F A181 A183 A185	34 96 85 27 80 85 27 80 9E	02 12 80 16 86 01 08 01	A A A193 A A A188 A	*THE PO * INTO	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA BITA BEQ SUBA LDX	TO THE NE: **A*********************************	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS
00321 00322 00324A 00325A	A175 A177 A179 A17B A17D A17F A181 A183 A185 A187	34 96 85 27 80 85 27 80 9E 9F	02 12 80 16 86 01 08 01 17	A A A193 A A A188 A	*THE PO * INTO	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX	TO THE NEXTAN #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXEND1	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS
00321 00324A 00325A 00325A 00326A 00327A 00328A 00328A 00338A 00333A	A175 A177 A179 A17B A17D A17F A181 A183 A185 A187 A189	34 96 85 27 80 85 27 80 9E 9F 20	02 12 80 16 86 01 08 01 17 44	A A193 A A18B A A18B	*THE PO * INTO	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA	TO THE NEXTAN #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS
00321 00322 00324A 00325A 00326A 00327A 00327A 00328A 00330A 00330A 00333A 00333A	A175 A177 A179 A17B A17D A17F A181 A183 A185 A187 A189 A188	34 96 85 27 80 85 27 89 99 99 20 88	Ø2 12 8Ø 16 86 01 08 Ø1 17 44 Ø6	A A193 A A18B A A18B A A191	*THE PO * INTO RXEND	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA ADDA	TO THE NEXTAN #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS
00321 00322 00324A 00325A 00326A 00327A 00329A 003331A 003331A 003331A 003331A	A175 A177 A179 A17B A17D A17F A181 A185 A187 A189 A188	34 96 85 27 80 85 27 89 99 20 88 92	02 12 80 16 86 01 08 01 17 44 06 61 19	A A A A A A A A A A A A A A A A A	*THE PO * INTO RXEND	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA ADDA LDX	TO THE NEXTAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS LOAD LOW ADDRESS
00321 00322 00324A 00325A 00327A 00327A 00328A 00329A 00330A 00331A 00331A 00335A 00335A	A175 A177 A179 A17B A17D A17F A181 A185 A187 A189 A18B A18B A18B	34 96 85 27 80 85 27 89 99 99 99 99 99 99	02 12 80 16 86 01 17 44 06 01 19	A A A A A A A A A A A A A A A A A A A	*THE PO * INTO RXEND	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA ADDA LDX STX	TO THE NEXTAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS
00321 00322 00324A 00325A 00327A 00327A 00328A 00329A 00330A 00331A 00333A 00335A 00335A	A175 A177 A179 A178 A17D A17F A181 A183 A185 A187 A189 A18B A18D A18F A191	34 96 85 27 80 85 27 89 99 99 99 99 99 99 97	02 12 80 16 86 01 17 44 06 01 19 44 12	A A A A A A A A A A A A A A A A A A A	*THE PO * INTO RXEND	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA ADDA LDX STX STAA	TO THE NEXTAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H RXFRAM	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS
00321 00324A 00325A 00325A 00327A 00328A 00329A 00330A 00331A 00333A 00333A 00335A	A175 A177 A179 A17B A17D A17F A181 A183 A185 A187 A189 A18B A18D A18F A191 A193	34 96 85 27 80 85 27 80 92 92 93 94 95 97 35	02 12 80 16 86 01 17 44 06 01 19	A A A A A A A A A A A A A A A A A A A	*THE PO * INTO RXEND	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA ADDA LDX STX STAA PULA	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H RXFRAM	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS
00321 00322 00324A 00325A 00327A 00327A 00328A 00337A 00331A 00333A 00333A 00335A	A175 A177 A179 A17B A17D A17F A181 A183 A185 A187 A189 A18B A18D A18F A191 A193	34 96 85 27 80 85 27 80 92 92 93 94 95 97 35	02 12 80 16 86 01 17 44 06 01 19 44 12	A A A A A A A A A A A A A A A A A A A	*THE PO * INTO RXEND	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA ADDA LDX STX STAA	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H RXFRAM	TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD HIGH ADDRESS

Figure 10. Priority Mode Program Listing (Sheet 8 of 11)

PAGE 0	909 I	MAA	DLC .	SA:1	DMAADL			
00342 00343 00344 00345					*AND *THE	CONTROL TX DMA	WORDS, AN	IE TXFIFO WITH THE ADDRESS ID TO ENABLE THE ADLC IN PERATION.(XMIT SECTION OF THE PIAL SEQUENCE HAS BEEN PERFORMED.)
		(1)	977016		8 THOUSE 13	201.0		
00347A			02		TIMX	PONA		
00348A			04			PSHB		DETERMINE WHICH TXBUF TO USE
00349A			11	A		LDAB	TXFRAM #\$01	IS IT #1
00350A			01	A 1 3 C		BITB	XMIT2	YES-+BRANCH
00351A			Ø6 15	AlA6		BEQ LDX	TXBUF2	IESTTERANCH
00352A 00353A			Ø1	TUE BUE		SUBB	#\$01	CHANGE FOR NEXT TIME
00353A			04	Alaa		BRA	XMIT3	CHANGE FOR NEXT TIME
00354A			13		XMIT2	LDX	TXBUF1	
00355A			01	BUFF		ORAB	#\$01	CHANGE FOR NEXT TIME
00357A				and the last of th	XMIT3	STAB	TXFRAM	2 A NA TE STA ASHAT
00358A			18	A		LDAA	ADRES1	ADDRESS BYTE SET UP
00359A		-	84	A		STAA	Ø,X	B. LINONGI A IN THE SET OF
00360A			01	X BUFF	r TOBJE	INX	Jexi xo	
00361A			1E	DAR CO		LDAA	CONTRL	CONTROL WORD SET UP
00362A		-	ØE	Δ		ANDA	#\$ØE	TEST IF 7 FRAMES SENT
00363A		-	ØE	MI HA	99 TR	CMPA	#\$ØE	MISA AZPS BE DING A LL
00364A	12 (0)		15	AlcF		BEO	XMTCLR	YES-BRANCH
ØØ365A	W. W. W. W. W. W. W. W. W. W. W. W. W. W		1E	MAA		LDAA	CONTRL	NO-CONTINUE AS ASSA
00366A			02	-	XMIT1	ADDA	#\$02	INCREMENT THE NS COUNT
ØØ367A			84	A		STAA	Ø,X	LOAD IT OUT
ØØ368A			1E	7		STAA	CONTRL	SAVE THE NEW CONTROL WORD
ØØ369A			25	7		LDAA	CRIIMG	1421A A212 39
00370A	A1C4	8A	10	7		ORAA	#\$10	ENABLE DMA MODE OF OPERATION
00371A	A1C6	97	ØØ	P		STAA	ADLCR1	DO IT
00372A	AlC8	97	25	P	MOTTON	STAA	CRIIMG	1423 *SUBROUT
ØØ373A	AlCA	35	04			PULB		
00374A	Alcc	35	02			PULA		
ØØ375A						RTS		
ØØ376A			1E		XMTCL		CONTRL	
00377A 00378A			ØE E7	AlBo		SUBA BRA	#\$ØE XMIT1	CLR NS FRAME COUNT
00380					*ROUT		TURN RECEI	IVER OPERATIONS OVER TO
00381							TROLLR.	1432A A21F 97 UL A 9 1433A A221 35 02 P
00383A			02		RDMAO	N PSHA		
00384A	AlD7	8E	FFE	FF A	IS THOS	LDX	#\$FFFF	SET BYTE COUNT REG TO A SIZE
ØØ385A	AlDA	9F	45	1		STX	BCRG1H	LARGER THAN THE EXPECTED FRAME
ØØ387 ØØ388					*COUL	D BE LO		IS ALREADY SET BUT ITS SET UP E ALSO.(IN RXEND SUBROUTINE)
002003	1100	00	F.4			1011		
00390A			54		A	LDAA		TORN ON DMA CHAN I (RECV)
00391A 00392A			Ø2 54	TIA	OSISIS ES	ORAA	11 4 11 2	
00392A			25	1		LDAA	DMAPCR CRIIMG	
								TONK ON ADEC. TO DEM MODE
00394A	AlE4	88	98		À	ORAA	#\$08	OF OPERATION

Figure 10. Priority Mode Program Listing (Sheet 9 of 11)

### ### ### ### ### ### ### ### ### ##	
### SUBROUTINE TO LOAD THE ALTERNATE TX BUFFER ### ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ### ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ### ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ### ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ### ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ### ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ### ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ### ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ### ADDRESS REG	
### ### ### ### ### ### ### ### ### ##	
## SUBROUTINE TO LOAD THE ALTERNATE TX BUFFER # ADDRESS INTO THE ADDRESS REG OF THE DMA CHAM	
#ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ##ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ##ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRES REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO TEXT. ##ADDRESS	
#ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ##ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ##ADDRESS INTO THE ADDRESS REG OF THE DMA CHAN ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRES REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO THE ADDRESS REG ##ADDRESS INTO TEXT. ##ADDRESS	
### STATUS OF TWARE REGISTER ### SUBROUTINE TO SET THE ABORT BIT IN THE STATUS ### SUBROUTINE TO SET THE ABORT BIT ### SUBROUTINE TO SET THE ABORT BIT ###	AN Ø
00403A ALED 34 02 TDMAON PSHA 00406A ALED 96 11 A LDAA TXFRAM GET TX FRAME STATUS 00406A ALF1 85 01 A BITA #\$01 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 08 ALFD BNE TDMON1 00406A ALF3 26 06 A203 00401A ALF5 82 06 A203 00411A ALFD 80 01 A TDMON1 SUBA #\$01 00411A ALFD 80 01 A TDMON1 SUBA #\$01 00411A ALFD 80 01 A TDMON1 SUBA #\$01 00411A ALFD 80 01 A TDMON2 STAA TXFRAM 00411A ALFO 97 11 A TDMON2 STAA TXFRAM 00414A A203 97 11 A TDMON2 STAA TXFRAM 00416A A205 8E 04600 A LDX *\$0400 SET UP ADD REG IN DMA 00416A A208 9F 42 A STX BCRG0H DO IT 00417A A204 96 54 A LDAA DMAPCR ENABLE CHAN 0 IN DMA 00418A A20C 8A 01 A DMAPCR 00418A A20C 8A 01 A DMAPCR 00419A A20E 97 54 A STAA DMAPCR 00420A A210 35 02 00422A A210 35 02 00422A A213 34 02 IDLE PSHA 00421A A212 39 00423	BASA ALSA DI
00404A A1EF 96 11 A LDAA TKFRAM GET TX FRAME STATUS 00406A A1EF 96 01 A BITA #\$01 TEST WHICH BUFFER TO U 00406A A1EF 3 06 08 A1ED BNE TDMON1 BRANCH NOT SET 004067A A1EF 8A 01 A CRAA #\$01 DAMADER 20 06 A203 BRA TDMON2 BET UP ADD REG IN DMA 0041A A1EB 20 06 A203 BRA TDMON2 BET UP ADD REG IN DMA 0041A A1EB 20 06 A203 BRA TDMON2 BET UP ADD REG IN DMA 0041A A1EB 20 06 A203 BRA TDMON2 BET UP ADD REG IN DMA 0041A A1EB 20 06 A203 BRA TDMON2 BET UP ADD REG IN DMA 0041A A1EB 20 06 A203 BRA TDMON2 BET UP ADD REG IN DMA 0041A A201 9F 40 A STX ADRG0H SET UP ADD REG IN DMA 0041A A203 97 11 A TDMON2 STAA TKFRAM 0041A A203 97 11 A TDMON2 STAA TKFRAM 0041A A203 97 11 A TDMON2 STAA TKFRAM 0041A A208 9F 42 A STX BCRG0H DO IT 0041A BADD BET UP BCR IN DMA 0041A A208 9F 42 A STX BCRG0H DO IT 0041A BADD BET UP BCR IN DMA 0041A A208 9F 54 A LDAA DMAPCR ENABLE CHAN 0 IN DMA 0041A A208 9F 54 A LDAA DMAPCR ENABLE CHAN 0 IN DMA 0041A A208 9F 54 A STAA DMAPCR BADD BET UP BCR IN DMA 0041A A208 9F 54 A STAA DMAPCR BADD BET UP BCR IN DMA 0041A A208 9F 54 A STAA DMAPCR BADD BET UP BCR IN DMA 0041A A208 9F 54 A STAA DMAPCR BADD BET UP BCR IN DMA 0041A A208 9F 54 A STAA DMAPCR BADD BET UP BCR IN DMA 0041A A208 9F 54 A STAA DMAPCR BADD BET UP BCR IN DMA 0041A A208 9F 54 A STAA DMAPCR BADD BET UP BCR IN DMA 0041A A208 9F 75 A A STAA DMAPCR BADD BET UP BCR IN DMA 0042A A210 35 02 BDLA BADD BET UP BCR IN DMA BCR B	
### ### ### ### ### ### ### ### ### ##	
00406A A1F3 26 08 A1FD BNE TDMON1 BRANCH NOT SET 00407A A1F5 8A 01 A ORAA #\$01 SELECT TX BUFFER #2 00409A A1F9 9F 15 A LDX TXBUF2 SELECT TX BUFFER #2 00409A A1F9 9F 40 A STX ADRG0H SET UP ADD REG IN DMA 0041DA A1FB 20 06 A203 BRA TDMON2 00411A A1FD 80 01 A TDMON1 SUBA #\$01 SELECT TX BUFFER #1 LDX TXBUF1 SELECT TX BUFFER #1 A LDX TXBUF1 SELECT TX BUFFER #1 A LDX TXBUF1 SELECT TX BUFFER #1 SOUNDAND A201 9F 40 A STX ADRG0H SET UP ADD REG IN DMA STX ADRG0H SET UP ADD REG IN DMA 00415A A203 97 11 A TDMON2 STAA TXFRAM 00415A A205 8E 0400 A LDX #\$0400 SET UP BCR IN DMA 00415A A205 8E 0400 A LDX #\$0400 SET UP BCR IN DMA 00415A A205 8E 0400 A LDX #\$0400 DO IT 00415A A206 8A 01 A ORAA #\$01 DO IT 00415A A202 8A 01 A ORAA #\$01 DO IT 00415A A202 8A 01 A ORAA #\$01 DMAPCR PULA RTS 00422A A210 35 02 TDLE PSHA DMAPCR PULA RTS 00423A A210 85 02 DLA STAUS SET UP BCR IN DMA ORAA #\$01 SET UP ADD REG IN DMA ORAA #\$01 SET UP ADD REG IN DMA ORAA #\$01 SET UP ADD REG IN DMA STATUS OFTWARE REGISTER 00423A A217 8A 01 A ORAA #\$01 SET THE INACTIVE IDLE BIT IN 100420A A210 35 02 DLA STAA STATUS OFTWARE REGISTER 00423A A219 97 10 A STAA STATUS OFTWARE REGISTER 00423A A219 86 26 A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS O0433A A210 8A 20 A ORAA #\$20 ORAA	USE
### SUBROUTINE TO SET THE INACTIVE IDLE BIT IN THE STATUS ### SUBROUTINE TO SET THE ABORT BIT IN THE STATUS	
### SUBROUTINE TO SET THE INACTIVE IDLE BIT IN THE STATUS ORAL AS TATUS	
### STX ADRC#H SET UP ADD REG IN DMA BM410A ALFB 20 06 A203 BRA TDMON2	
### BRA TDMON2 BRA TETUP ADD REG IN DMA BOW414A A203 97	THE PERSON NAMED IN
00411A AIFD 80 01 A TDMON1 SUBA #\$01 00412A A1FF 9E 13 A LDX TXBUFI SELECT TX BUFFER #1 00413A A201 9F 40 A STX ADROM SET UP ADD REG IN DMA 00414A A203 97 11 A TDMON2 STAA TXFRAM 00414A A208 9F 42 A STX BCRGH DO IT 00417A A208 96 54 A LDAA DMAPCR ENABLE CHAN 0 IN DMA 00418A A206 97 54 A STAA DMAPCR 00419A A206 97 54 A STAA DMAPCR 00419A A206 97 54 A STAA DMAPCR 00420A A210 35 02 PULA 00421A A212 39 **SUBROUTINE TO SET THE INACTIVE IDLE BIT IN 1 00425A A213 34 02 IDLE PSHA 00426A A213 34 02 IDLE PSHA 00427A A215 96 10 A LDAA STATUS 00428A A217 8A 01 A ORAA #\$01 SET INACTIVE IDLE BIT IN 1 00429A A219 97 10 A STAA STATUS 00430A A21B 96 26 A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS 00431A A21D 8A 20 A ORAA #\$20 00431A A21D 8A 20 A ORAA #\$20 00431A A21D 8A 20 A ORAA #\$20 00431A A21D 8A 20 A ORAA #\$20 00433A A221 35 02 PULA 00433A A221 35 02 PULA 00437A **SUBROUTINE TO SET THE ABORT BIT IN THE STATU 00437A A223 39 **SUBROUTINE TO SET THE ABORT BIT IN THE STATU 00437A A223 39 **SUBROUTINE TO SET THE ABORT BIT IN THE STATU 00437A A223 39 **SUBROUTINE TO SET THE ABORT BIT IN THE STATU 00437A A224 34 02 RABORT PSHA 00437A **SOFTWARE REGISTER	HISTA ALAA D
00412A A1FF 9E 13 A LDX TXBUF1 SELECT TX BUFFER #1 00413A A201 9F 40 A STX ADRG0H SET UP ADD REG IN DMA 00415A A203 97 11 A TDMON2 STAA TXFRAM 00415A A208 9F 42 A STX BCRG0H DO IT 00417A A208 9F 42 A STX BCRG0H DO IT 00417A A208 96 54 A LDAA DMAPCR ENABLE CHAN 0 IN DMA 00418A A20C 8A 01 A ORAA #\$01 00419A A20E 97 54 A STAA DMAPCR 00420A A210 35 02 PULA 00421A A212 39 **SUBROUTINE TO SET THE INACTIVE IDLE BIT IN T 00425A A213 34 02 IDLE PSHA 00426A A213 34 02 IDLE PSHA 00427A A215 96 10 A LDAA STATUS 00429A A219 97 10 A STAA STATUS 00429A A219 97 10 A STAA STATUS 00430A A21B 96 26 A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS 00431A A21D 8A 20 A ORAA #\$20 00431A A21D 8A 20 A ORAA #\$20 00431A A21D 8A 20 A ORAA #\$20 00433A A221 35 02 PULA 00434A A223 39 **SUBROUTINE TO SET THE ABORT BIT IN THE STATU 00439A A224 34 02 RABORT PSHA 00439A A224 34 02 RABORT PSHA 00439A A224 34 02 RABORT PSHA 00439A A224 34 02 RABORT PSHA 00440A A226 96 10 A LDAA STATUS SET ABORT BIT 004439A A228 8A 02 A ORAA #\$02	
### STATUS OFT WARE REGISTER ### SUBROUTINE TO SET THE INACTIVE IDLE BIT IN STATUS ### STATUS OFT WARE REGISTER ### STATUS OF THE ABORT BIT IN THE STATUS ### SUBROUTINE TO SET THE ABORT BIT IN THE STATUS ### SUBROUTINE TO SET THE ABORT BIT IN THE STATUS ### SUBROUTINE TO SET THE ABORT BIT IN THE STATUS ### SUBROUTINE TO SET THE ABORT BIT IN THE STATUS ### SUBROUTINE TO SET THE ABORT BIT ### ABORT PSIIA ### ABORT PSIIA ### ABORT PSIIA ### ABORT PSIIA ### ABORT PSIIA ### ABORT PSIIA ### ABORT PSIIA ### ABORT BIT ### AB	
### ### ### ### ### ### ### ### ### ##	
### ### ### ### ### ### ### ### ### ##	BESTA MISES
### ### ### ### ### ### ### ### ### ##	
00416A A208 9F 42 A STX BCRG0H DO IT 00417A A20A 96 54 A LDAA DMAPCR ENABLE CHAN 0 IN DMA 00418A A20C 8A 01 A ORAA #\$01 A ORAA #\$01 00420A A210 35 02 PULA PULA RTS *SUBROUTINE TO SET THE INACTIVE IDLE BIT IN TOTAL STATUS SOFTWARE REGISTER 00423 *STATUS SOFTWARE REGISTER *STATUS SOFTWARE REGISTER 00424 *STATUS SOFTWARE REGISTER 00425A A213 34 02 IDLE PSHA 00427A A215 96 10 A LDAA STATUS 00428A X217 8A 01 A ORAA #\$01 SET INACTIVE IDLE BIT 00429A A219 97 10 A STAA STATUS CLEAR RECEIVER STATUS 00431A A21D 8A 20 A ORAA #\$50 CLEAR RECEIVER STATUS 00431A A21D 8A 20 A ORAA #\$52 PULA 00433A A221 35 02 PULA *SUBROUTINE TO SET THE ABORT BIT IN THE STATU *SOFT	
### A 2004 96 54 A CDAA DMAPCR ENABLE CHAN 0 IN DMA 00417A A206 8A 01 A ORAA #\$01 ### OWA 4208 A206 97 54 A STAA DMAPCR ### OWA 4210 35 02 ### PULA RTS ### SUBROUTINE TO SET THE INACTIVE IDLE BIT IN THE STATUS A213 34 02 ### OWA 4214 A212 39 ### SUBROUTINE TO SET THE INACTIVE IDLE BIT IN THE STATUS A215 96 10 A CRAA #\$01 SET INACTIVE IDLE BIT IN THE STATUS A215 96 10 A STAA STATUS A215 96 10 A STAA STATUS A216 96 10 A STAA STATUS A219 97 10 A STAA STATUS A219 97 10 A STAA STATUS A219 97 10 A STAA STATUS A219 8A 20 A ORAA #\$01 SET INACTIVE IDLE BIT A STAA STATUS A210 8A 20 A ORAA #\$20 A ORAA #\$30 A O	
### ### ### ### ### ### ### ### ### ##	
### A STAA DMAPCR ### PULA ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### STATUS SOFTWARE REGISTER ### PULA ### PULA ### STATUS SOFTWARE REGISTER ### PULA	
### ### ### ### ### ### ### ### ### ##	
**SUBROUTINE TO SET THE INACTIVE IDLE BIT IN TO MAY STATUS SOFTWARE REGISTER* **SUBROUTINE TO SET THE INACTIVE IDLE BIT IN TO MAY STATUS SOFTWARE REGISTER* **STATUS SOFTWARE REGISTER* **IDLE PSHA A LDAA STATUS SET INACTIVE IDLE BIT A STAA STATUS STATUS SET INACTIVE IDLE BIT A STAA STATUS CLEAR RECEIVER STATUS A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS A CRAA #\$20 A CRAA ADLCR2 A CRASA ADLCR2 A CRASA ADLCR2 A CRASA ADLCR2 A CRASA ACC A CRASA #\$0441A A228 84 A ACC A CRAA #\$02 A CRAA #\$02 A CRAA #\$02	
#SUBROUTINE TO SET THE INACTIVE IDLE BIT IN TO #STATUS SOFTWARE REGISTER #\$10425A A213 34	
**SUBROUTINE TO SET THE INACTIVE IDLE BIT IN TO SET THE INACTIVE IDLE BIT IN TO SET THE INACTIVE IDLE BIT IN TO SET THE INACTIVE IDLE BIT IN TO SET THE INACTIVE IDLE BIT IN TO SET INACTIVE IDLE BIT	
#STATUS SOFTWARE REGISTER ### ### ### ### ### ### ### ### ### #	
### ### #### #########################	HADIA ALCA B
### ### ##############################	
### SUBROUTINE TO SET THE ABORT BIT IN THE STATE ### SUBROUTINE TO SET ABORT BIT ### STATUS ### SUBROUTINE TO SET ABORT BIT ### STATUS ### ABORT PSHA ### DAA ### STATUS ### ABORT PSHA ### DAA ### STATUS ### ABORT BIT ##	
### A DAA STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### CLEAR RECEIVER STATUS ### STATUS ### STATUS ### STATUS ### STATUS ### SET ABORT BIT ### ABORT BIT	
### ### ### ### ### ### ### ### ### ##	
### A STAA STATUS ####################################	n
### A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS #### A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS #### A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS #### A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS ### A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS ### A CLEAR LDAA ## \$20 A CLEAR LDAA #\$20 A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER STATUS ### A CLEAR LDAA CR2IMG CLEAR RECEIVER STATUS ### A CLEAR RECEIVER A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER A CLEAR RECEIVER STATUS ### A CLEAR RECEIVER A CLEAR RECEIVER A CLEAR RECEIVER STATUS ### A	STER ATES
00431A A21D 8A 20 A ORAA #\$20 00432A A21F 97 01 A STAA ADLCR2 00433A A221 35 02 PULA 00434A A223 39 **SUBROUTINE TO SET THE ABORT BIT IN THE STATE 00436 **SUBROUTINE TO SET THE ABORT BIT IN THE STATE 00437 **SOFTWARE REGISTER 00439A A224 34 02 RABORT PSHA 00440A A226 96 10 A LDAA STATUS SET ABORT BIT 00441A A228 8A 02 A ORAA #\$02	2
00432A A21F 97 01 A STAA ADLCR2 00433A A221 35 02 PULA 00434A A223 39 **SUBROUTINE TO SET THE ABORT BIT IN THE STATE 00436 **SOFTWARE REGISTER 00439A A224 34 02 RABORT PSHA 00440A A226 96 10 A LDAA STATUS SET ABORT BIT 00441A A228 8A 02 A ORAA #\$02	
#SUBROUTINE TO SET THE ABORT BIT IN THE STATE #SOFTWARE REGISTER #00439A A224 34	
#SUBROUTINE TO SET THE ABORT BIT IN THE STATE #80436	
#SUBROUTINE TO SET THE ABORT BIT IN THE STATE ### ### ### ### ### ### ### ### ### ##	
*SUBROUTINE TO SET THE ABORT BIT IN THE STATE ***********************************	
*SOFTWARE REGISTER 00439A A224 34 02 RABORT PSHA 00440A A226 96 10 A LDAA STATUS SET ABORT BIT 00441A A228 8A 02 A ORAA #\$02	B TOTA APREN
00440A A226 96 10 A LDAA STATUS SET ABORT BIT 00441A A228 8A 02 A ORAA #\$02	IUS ALA AZEER
00440A A226 96 10 A LDAA STATUS SET ABORT BIT 00441A A228 8A 02 A ORAA #\$02	
00440A A226 96 10 A LDAA STATUS SET ABORT BIT 00441A A228 8A 02 A ORAA #\$02	
00441A A228 8A 02 A ORAA #\$02 00442A A22A 97 10 A STAA STATUS	
00442A A22A 97 10 A STAA STATUS	
00443A A22C 20 ED A21B BRA CLEAR	
*SUBROUTINE TO SET THE FCS ERROR BIT IN THE	
TOTALE TOTALE COMMITTED	

Figure 10. Priority Mode Program Listing (Sheet 10 of 11)

```
PAGE Ø11 DMAADLC .SA:1 DMAADL
                                                              CRCERR PSHA
 00447A A22E 34
                                           02

      00447A A22E 34
      02
      CRCERR PSHA

      00448A A230 96
      10
      A
      LDAA STATUS SET FCS ERROR BIT

      00449A A232 8A
      04
      A
      ORAA #$04

      00450A A234 97
      10
      A
      STAA STATUS

      00451A A236 20
      E3
      A21B
      BRA CLEAR

                                *NON PRIORITY MODE OF OPERATION WITH DWA AND
                                                                    *SUBROUTINE TO SET THE DCD ERROR BIT IN THE
 00453
00454
                                                                     *STATUS SOFTWARE REGISTER
                      * THIS PROGRAM IS TO DEMONSTRATE THE MC6854 ADLC
* AS USED WITH THE AC6844 DMA CONTROLLER AND
 00456A A238 34 02 DCDLST PSHA
00457A A23A 96 10 A LDAA STATUS
00458A A23C 8A 08 A ORAA #$08
00459A A23E 97 10 A STAA STATUS
 00460A A240 20 D9 A21B BRA CLEAR
                 BP41 A ADROUL ROU SEP41 DMA RDS W LOW AND BP42 A RCPCRH ROU SEP42 DMA RYTE COUNT RES # RI ADD
 00462 *SUBROUTINE TO SET RECEIVE OVERRUN BIT IN STATUS
00463 GGA HOLE L DEM *SOFTWARE REGISTER AND CLEAR THE RECEIVER STATUS
               SBF45 DMA ADD REG 1 LOW ADD SBF46 DMA RYTE COUNT REG 1 HI ADD
00465A A242 34 02 00 OVRUN1 PSHA
00468A A248 97 10 A STAA STATUS
00469A A24A 20 CF A21B BRA CLEAR
                        * THIS SUBROUTINE TAKES THE LAST BYTE OF DATA

GGA 14 SUTAT* OUT OF THE RECEIVE FIFO AT THE END OF EACH
 99471
 00472
00472
00473 D3A SEBRAGA ST SUTAT* FRAME. INTR 1003 SETATS A
SEBRAGA OTITICA DATA
SERVICE DATA A
GRADULT DATA DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DATA A
GRADULT DA

      ØØ475A A24C 34
      Ø4
      GETLST PSHB

      ØØ476A A24E 34
      Ø2
      PSHA

      ØØ477A A25Ø 96
      26
      A
      LDAA CR2IMG CLEAR RECEIVE STATUS

 00478A A252 8A 20 A ORAA #$20 TO ENABLE RDA
00479A A254 97 01 A STAA ADLCR2 TO BE READ
00480A A256 12 NOP GIVE IT TIM
00480A A256 12 NOP GIVE IT TIME TO DO IT
00481A A257 96 00 A GTLST2 LDAA STATS1 CHECK FOR DATA
00482A A259 85 01 A BITA #$01
00483A A25B 27 08 A265 BEQ GTLST9 NO DATA---BRANCH
 00484A A25D D6 02 A A LDAB RXFIFO GET THE DATA BYTE
 00485A A25F 9E 44 A A ADRGIH GET NEXT ADD OF RX BUFFER
00485A A25F 9E 44 A LDX ADRGIH GET NEXT ADD OF RX BUFFER
00486A A261 E7 84 A STAB 0,X
00487A A263 30 01 INX
00488A A265 35 02 GTLST9 PULA
00489A A267 35 04 PULB
00490A A269 39 RTS
00491 END
TOTAL ERRORS 00000-+00000
```

Figure 10. Priority Mode Program Listing (Sheet 11 of 11)

PAGE ØØ1 NO	PRIORT.SA:1	NOPE	RI		
00001					2447A A22E 34 82 GRCERR P 8448A A23E 96 18 A E 8448A A23E 8A 84 A SE31 8451A A234 97 18 A E 8451A A236 28 E3 A21E
00002		* 1	MAY 19,	1981	
00003			OPT	O,NOG,L	LE=82
				TAX STATU	
00005		*N(ON PRIOR	ITY MODE OF	OPERATION WITH DMA AND ADLC
00006		*			
00008		* 1		CRAM IS TO	DEMONSTRATE THE MC6854 ADLC
00009					6844 DMA CONTROLLER AND
00010					DESIGNED FOR DMA AND
00011		* 1	VNAMTC	MEMORY REFR	ESH.
DDDII) I WANTE)	LITORI RELA	BDN • NL BY ACSA ACCOM
00013	BF40	A ADE	RGOH FOU	\$BF40	DMA ADD REG Ø HIGH ADD
00014	BF41	A ADE	RGOL FOU	SBF41	DMA REG Ø LOW ADD
00015	BF42	A BCF	RGOH FOU	SBF42	DMA BYTE COUNT REG Ø HI ADD
00016 BUTA	BF43	A BCF	RGAL FOU	SBF43	DMA REG Ø LOW ADD DMA BYTE COUNT REG Ø HI ADD DMA BYTE COUNT REG Ø LO ADD
00017	BF44	A ADE	RG1H FOU	SBF44	DMA SDD REG 1 HIGH ADD
00018			RG1L EQU	SBF45	DMA ADD REG 1 LOW ADD
00019	BF46	A RCI	CIH FOU	SBF46	DMA BYTE COUNT REC 1 HI ADD
00020	BF47	A BCI	RG11 FOU	SBF47	DMA BYTE COUNT REG 1 HI ADD DMA BYTE COUNT REG 1 LO ADD
	BF50	A CNI	TOTA FOIL	SDF50	DMA CHAN Ø CONTROL REG
00022	DF51	A CNT	TREN EQU	\$BF50	DMA CHAN I CONTROL REG
00022	DF51	A DMI	DCD FOIL	\$DF51	DMA CHAN 1 CONTROL REG
00024	DESE	A DMI	TCD FOU	CDESS	DMA IRQ CONTROL REG
00024	BF56		ADCR EQU	\$BF55	
			-		
AT	M BYTE OF DA	E LAST	TAKES TH	SUBROUTINE	ADLC STATUS #1 ADD
00027	BFØØ	A STA	ATSI EQU	SBF00	ADLC STATUS #1 ADD
00028	BFØ1	A STA	ATS2 EQU	\$BF01	ADLC STATUS #2 ADDRESS REG.
00029	BFØ2	A RXI	FIFO EQU	\$BF02	ADLC STATUS #2 ADDRESS REG. ADLC RXFIFO ADDRESS ADLC CONTROL REG #1 ADD ADLC CONTOL REG #2 ADD ADLC CONTROL REG #3 ADD
00030	BFØØ	A ADI	LCR1 EQU	SBFØØ	ADLC CONTROL REG #1 ADD
00031	BF01	A ADI	LCR2 EQU	SBFØ1	ADLC CONTOL REG #2 ADD
00032	BFØ1	A ADI	LCR3 EQU	\$BFØ1	ADLC CONTROL REG #3 ADD
00033	Dr v 3	A ADI	LCR4 EQU	28103	ADLC CONTROL REG #4 ADD
00034					ADLC TXFIFO ADD
adasca pela			IVID	ĆDD1 G	
00036A BF10			UKG	IN SOF IWAL	
00038A BF10			ATUS FCB	\$00	
00039A BF11			FRAM FCB	\$00	
00040A BF12	00		FRAM FCB	\$4000	
00041A BF13	4000		BUF1 FDB	\$4000	
00042A BF15	4200		BUF2 FDB	\$4200	
00043A BF17	5000		BUF2 FDB	\$5000 \$5200	
00044A BF19	5200		RESI FCB		
00045A BF1B	AA		meaning and terminal	SAA	
00046A BF1C 00047A BF1D	00		RES2 FCB	\$00 \$FF	NULL ADDRESS
	FF				GLOBAL ADDRESS
00048A BFIE	ØO.		TRL FCB	\$00	RECEIVED CONTROL WORD STORAGE LO
00049A BFIF	66		MCNT FCB	\$00	
00050A BF20	00			\$00	
00051A BF21	55		TADD FCB	\$55	
00052A BF22	OO	N OO	CCL FCB	\$00	

Figure 11. Non-Priority Mode Program Listing (Sheet 1 of 12)

00053A BF23 00054A BF24 00055A BF25 00055A BF26 00057A BF27 00058A BF28 00059A BF29 00060A BF2A 00061A BF2B	00 A 00 A 00 A 00 A 00 A 00 A 00 A	DMA@IM DMAIIM CRIIMG CR2IMG CR3IMG CR4IMG SR1IMG SR2IMG INCRTL SR1IM2	FCB \$00 FCB \$00 FCB \$00 FCB \$00 FCB \$00 FCB \$00 FCB \$00 FCB \$00 FCB \$00 FCB \$00	5	DMA CHAN Ø DMA CHAN 1 ADLC CONTRO ADLC CONTRO ADLC CONTRO ADLC CONTRO ADLC STATUS ADLC STATUS SAFETY STAT	CONTROL L REG	L REG IM 1 IMAGE 2 IMAGE 3 IMAGE 4 IMAGE GE LOC GE LOC	AGE
00063A BF2D	0000 A	SCRTCH	FDB \$00	700				
					AUST			

Figure 11. Non-Priority Mode Program Listing (Sheet 2 of 12)

PAGE	003 1	NOPRIC	ORT.SA	1:1	OPRI				
10066A							SAOOO		
0067	2000					SETDP			
10068A			BF						
10069A					00 0304		A,DP		
0070A					START		HRDINT		
					ADLC ST		\$FFF8		
10072A					TINI		#\$3FFF		
0073A									IRQ MASK
10074A			01	A		LDAA	#\$01	SET	UP DMA IRO CON REG
10075A		-	55	A		STAA	DMAICR		
10076A	AØ14	97	54	A		STAA	DMAPCR		
0077A	AØ16	9E	13	A		LDX	TXBUF1	SET	UP XMIT ADD CTR IN DMA
0078A	AØ18	9F	40	A		STX	ADRGØH		
10079A	AØ1A	9E	17	A		LDX	RXBUF1	SET	UP RECV ADD CTR IN DMA
0080A	AØ1C	9F	44	A		STX	ADRG1H		
0081A	AØlE	8E	0200	A		LDX	#\$200	SET	UP CHAN Ø BCR (XMIT)
0082A	AØ21	9F	42	A		STX	BCRGØH	WITH	H 1024 COUNT
0083A	AØ23	86	Ø5	A		LDAA	#\$05	SET	UP CHAN Ø CONT REG (XMIT)
00084A	AØ25	97	50	A		STAA	CNTRLØ		
00085A	AØ27	86	04	A		LDAA	#504	SET	UP CHAN 1 CONT REG (RECV)
0086A			51	Α		STAA	CNTRL1		
0087A			Cl	A		LDAA	#\$C1	ACCE	ESS CR4
0088A			00	A		STAA	ADLCR1		
0089A			1F	A		LDAB	#\$1F	SET	UP CONTROL REG 4 IN ADLC
00090A			93	A		STAB	ADLCR4		IT WLS, NRZ, FLAG-FLAG
00091A			28	A		STAB	CR4IMG	0 172	i was, was, rangerand
00092A			2.0	-		CLRB	CHAINS	SET	UP CONT REG 3 IN ADLC
00093	NI) 33	31			*ELVC		NOT ENABI		of cont kind 5 in abbe
00994A	1036	D7	Ø1	А	LLL	STAB	ADLCR3	200	
00094A			27	A		STAB	CR3IMG		
								2001	200 202
00096A			CØ	A		LDAA	#\$CØ	ACCE	ESS CR2
00097A			99	A		STAA	ADLCR1		
00098A		-	25	A		STAA	CRIIMG	anm	UD ADIA GOUM DOG O
00099A	A040	C6	04	A	4 1 00	LDAB	#\$04		UP ADLC CONT REG 2
00100	2010	22	a1		* 1 BY		VSFER, FLA	AG IDI	LE
00101A			Ø1	A		STAB	ADLCR2		
30102A			26	A		STAB	CRZIMG		E IN IMAGE
90103A		-		AlD9		LBSR	TIMX	ENAF	BLES DMA MODE OF OPERATION
00104A			25	A		LDAA	CRIIMG		
00105A			CØ	A		SUBA	#\$C0		N ON XMIT SECTION IN ADLC
00106A	AØ4D	8A	06	A		ORAA	#\$06	ENA	IRO XMIT AND RECV.
00107A	AØ4F	97	25	A		STAA	CRIIMG		
00108A	AØ51	97	ØØ	A		STAA	ADLCR1		
00109A	AØ53	1C	EF			CLI			
00110A	A055	20	00	AØ57		BRA	WAIT		

Figure 11. Non-Priority Mode Program Listing (Sheet 3 of 12)

0112 0113 0114					*PROGRA	AM CON'	TROLLI	NG TH	ULD BE IE MPU A	ND OT	HER F	UNCTI	ONS	
Ø117A	AØ57	12			WAIT	NOP								
Ø118A					WAII	NOP								
Ø119A	AØ59	96	10	A		LDAA	STAT	US						
0120A 0121A 0122A	AØ5D	12	04			BGT NOP	SOFT							
Ø123A			F6			DDA	WAIT							
. 1		2.0												
0125 00126 00127 00128 00129					*A RECE *WOULD * (SEQUE	DCCURR EIVED BE HA ENCED	ED SUC ABORT, NDLED FORMAT	H AS TX U IN SE) TO	WHERE PA LOSS INDERRUN TTING U INDICAT	OF CA , OR P SPE	RRIER A LOS CIAL	(DCD S OF FRAME) CTS	
0131A			10		SOFT	CLR	STAT							
Ø132A	AØ63	20	F2	AØ57		BRA	WAIT							

Figure 11. Non-Priority Mode Program Listing (Sheet 4 of 12)

						JPTS		
00136 00137 00138 00139 00140 00141 00142								
00136 00137 00138 00139 00140 00141 00142					* HADDIN			
00137 00138 00139 00140 00141					TIPIN IN IN I	ARE INT	ERUPT IS '	THE AREA OF THE PROGRAM
00138 00139 00140 00141 00142					*THAT	SERVICES	S THE ADLO	C AND THE DMA ONCE TRANSFERS
00140 00141 00142					*HAVE	BEEN ST	ARTED. IF	A SYSTEM WOULD NOT USE IRQ
00141 00142					*TO CET	I A PUL	LING ROUT	N. POLLING HOWEVER WOULD
00141					#CDEATI	AAC TUT	DICT THE	MOU DUDING HOWEVER WOULD
00212					GILLATI	LI KESI	KICI THE	TO BORING TRANSPERS.
00145A	AØ65	96	50	A	HRDINT	LDAA	CNTRLØ	IS IT FROM DMA
00146A	AØ67	A.D	V))	MUUL		Didl	HIRO2	YES-BRANCH
00147A	AØ69	96	00	A		LDAA	STATS1	IS IRQ FROM ADLC
00148A		2B	00	An /3		BMI	HIRQI	YES-BRANCH
ØØ149A	AØ6D					RTI		NO-RETURN FROM IRQ
00151								
								WERE ENABLED FOR IRU
00152					"THEY			POLLED FOR IRO
ØØ154A	AGGE	16	aapp	ALAF	HIRQ2	TRRA	HIRQØ2	
ØØ155A			2C		ning2			SAVE FOR SAFETY BEFORE CLR
ØØ156A						STAA	SRIIMG	SAVE ADIC STATUS
ØØ157A			29	A	HIRO1A	LDAA	SRIIMG	SAVE ADLC STATUS RELOAD STATUS #1 CONTENTS TO ACC
ØØ158A	AØ77	49			~	ROLA		
ØØ159A	AØ78	49				ROLA		
00150A	AØ79	2B	ØF	A88A		BMI	TXUNDR	TRANSMITTER UNDERFLOW
ØØ151A						ROLA		
ØØ162A				A095		BMI	CTSERR	CLEAR TO SEND LOST
ØØ163A					HIRQ3		SRIIMG	7777 TOO 1100 TO 1100
ØØ164A ØØ165A			10 8A	Α		ORAA	#\$10	KEEP IRQ MASKED
ØØ166A			1E	AGA4		BVS	RSTAT2	ACC A TO CCR BRANCH IF SR2 NEEDS SERVICE
ØØ167A				A255		LBRA		DRANCH IF BRZ NEEDS BERVICE
ØØ168A		-	DICD	1233		SWI		MEVER SUPPOSED TO BE HERE
ØØ169A			10	. A	TXUNDR			SET BIT OF TX UNDERRUN
00170					*IN STA			
ØØ171A	AØ8C	8A	40	A		ORAA	#\$40	
ØØ172A	AØSE	97	10	Α		STAA	STATUS	
ØØ173A			29	Α		LDAA	SRIIMG	
00174A	A092	80	20	Α		SUBA	#\$20	
00175A			DD	AØ73		BRA	HIRQl	
00176A			10		CTSERR		STATUS	
ØØ177A			20	Α		ORAA	#\$20	
ØØ178A			13	A	Or Draws	STAA	STATUS	
ØØ179A		-	26		CLRTXS		CRZIMC	
00180A 00181A			40 01	A		ORAA	#\$40	
00131A			DA	AØ7E		BRA	ADLCR2 HIRO3	
J. Z. J. Z. C.	. 11/112.	2.11				.71(1)	1211()3	
00184					*READS	STATUS	REG 2 OF	ADLC AND CHECKS FOR ERRORS
00185					*OR IF	RECEIV	ED FRAME	MAS VALID.

Figure 11. Non-Priority Mode Program Listing (Sheet 5 of 12)

AGE Ø	Ø6 N	OPRI	ORT.SA	A:1 N	NOPRI			
00187A			Ø1		RSTAT2	LDAA	STATS2	GETS STATUS 2 FROM ADLC
0188A					RSTA2R			GEIS STATUS 2 FROM ADEC
			2A		RSTAZR		SR2IMG	
0189A			00	A		CMPA	#\$00	
0190A			17	AØC3		BEQ	RSTA4R	
0191A			10	A		ORAA	#\$10	
00192A			8A			TAP		
00193A			18	AØCD		BCS	ADDCK	BRANCH IF ADDRESS PRESENT
0194A	AØB2	29	2B	AØDF		BVS	FRMVAL	BRANCH IF RECV FRAME VALID
00195A	AØB4	27	4E	A104	RSTAT3	BEQ	RIDLE	BRANCH IF IDLE DETECTED
00196A	AØB6	2B	58	A110		BMI	ABORT	BRANCH IF ABORT DETECTED
00197A	AØB8	96	2A	A	RSTA3R	LDAA	SR2IMG	STANGORD WITH THE TOWN STAN ALES
00198A	AØBA	49				ROLA		
0199A	AØBB	2B	ØE	AØCB		BMI	OVRUN	RECEIVER OVERRUN ERROR
00200A						ROLA	11.00	1257A AL33 LY - 9168 AZSK
00201A			6E	A12E		BMI	DCDERR	DATA CARRIER LOST
00202A			011			ROLA	S & A A A A A A A A A A A A A A A A A A	KASA ALSE BR KU A
00202A			5B	AllE		BMI	FCSERR	FRAME CHECK SEQUENCE ERROR
00203A	The state of the s		29		RSTA4R		SRIIMG	FRAME CHECK SEQUENCE ERROR
0204A				A	NAMICH	SUBA		
			02				#\$02	
00206A			29	Α		STAA	SRIIMG	
00207A			В3	AØ7E		BRA	HIRQ3	
00208A			72		OVRUN	BRA	OVRN	
10209A					ADDCK	LBSR	RDMAON	TURN ON RECV DMA MODE
00210A	AØDØ	17	0089	A15C		LBSR	CKADD	SEE IF THIS IS OUR ADDRESS
00211A	AØD3	96	29	A		LDAA	SRIIMG	
10212A	ADD5	80	(31	A		SUBA	#\$01	RDA IN SR1
00213A	AØD7	97	29	A		STAA	SRIIMG	
0214A	AØD9	96	2A	A		LDAA	SR2IMG	
00215A	AØDB	80	81	A		SUBA	#\$81	RDA AND ADD
00215A			C7	APAS		BRA	RSTA2R	
00217A					FRWVAL		DDMAOF	TURN OFF RECV DMA MODE
00218A			1E	A		LDAB	CONTRL	INC CONTROL NR COUNT
00219A			EØ	A		ANDB	#\$EØ	CLEAR IF 7 AND INC TO 1
00219A			EØ	A		CMPB	#\$EØ	IS IT 7 YET
00220A			14	AØFE			FMVAL2	NO-BRANCH
						BEQ		
00222A			1E	A		LDAB	CONTRL	YES+CLEAR NR COUNT TO ZERO
00223A			EØ	A	DAMES 2	SUBB	#\$EØ	THE UP COUNT
00224A			20		FMVALl		#\$20	INC NR COUNT
00225A			1E	A		STAB	CONTRL	
00226A				A1B3		LBSR	RXEND	GO PREPARE FOR NEXT FRAME
00227A			2A	A		LDAA	SR2IMG	
00228A				A212		LBSR	RDMAON	
00229A			02	A		SUBA	#\$02	
00230A	AØFC	20	A8	ACAS		BRA	RSTA2R	
00231A	AØFE	D6	1E	A	FMVAL2	LDAB	CONTRL	
00232A	Aløø	CØ	EØ	A		SUBB	#\$EØ	
00233A			EA	AØEE		BRA	FMVAL1	
00234A					RIDLE	LBSR	IDLE	INDICATE THAT AN INACTIVE
00235							TECTED	
00236A	A107	17	0192	A29C		LBSR	OUTFRM	
00237A			2A	A		LDAA	SR2IMG	
00237A			04	A		SUBA	#\$Ø4	
00238A	10000	100	96	AØA6		BRA	RSTA2R	
00241A	A110	17	Ø15D	A270	ABORT	LBSR	RABORT	INDICATE AN ABORT WAS RECEIVED
ACACAR	A113	17		A29C		LBSR	OUTFRM	
UUZYZA								

Figure 11. Non-Priority Mode Program Listing (Sheet 6 of 12)

PAGE 0	107	NOPR	RIORT.SA	A:1	NOPRI								
700443	3110	0.0	ao			CHDA	11 0	0.0					
00244A			08	A		SUBA		Ø8 2IMG					
		-	2A					TA3R					
00246A			9A 6D	AØB8	FCSERR	BRA		MAOF	MIIDNI C	DM3	RECV M	ODE	
00247A				A27B	FCSERR	LBSR		CERR				OCCURED	
00249A				A29C		LBSR		TFRM	INDICA	IL ICO	ERROR	OCCURED	
00249A						LDAA		2 I MG					
00251A			10			SUBA	#\$						
00251A				A		STAA		2IMG					
00252A			95	AØC3		BRA		TA4R					
00254A		100000000000000000000000000000000000000	5D		DCDERR			MAOF	THOM C	EE DMA	RECV M	ODE	
00255A				A286	DCDERK	LBSR		DLST			DETECT		
00255	7130	1,	0133	1200	*MODEM			DLDI	DAIA	MINITER	DETECT	TROM	
00257A	A133		0166	A29C	.10001	LBSR		TFRM					
00258A						LDAA		2IMG					
00259A			20	A		SUBA		20					
00260A				A		STAA		2IMG					
30261A	70.00			AØB8		LBRA		TA3R					
00262A				A291	OVRN	LBSR		RUN1	SET BI	T TO I	NDICATE	OVERRUN	
00263A				A29C		LBSR		TFRM					
00264A		-	2A	A		LDAA		2IMG					
00265A			40	A		SUBA		70.04					
00256A	70-			A		STAA	SR	2IMG					
00267A				AØB8		LBRA		TA3R					
	0.10 0.26	UTIA	HUU BI	10.110.1									

Figure 11. Non-Priority Mode Program Listing (Sheet 7 of 12)

```
PAGE 008 NOPRIORT.SA:1 NOPRI
                 *DMA SERVICE INTERUPT
00269 DIGA WI 300M AMM X9
00271A A14E 96 26 A HIRQ02 LDAA CR2IMG SET LAST DATA BIT IN CR2
00272A A150 8A 10 A ORAA #$10 (AUTO RESET)
00273A A152 97 01 A STAA ADLCR2
00274A A154 8D 4A A1A0 BSR TDMAOF TURN OFF DMA MODE
                               LBSR TDMAON LOAD DMA ADDRESS REG AND BCR
00275A A156 17 00CC A225
                               BSR XMIT
00276A A159 8D 7E AlD9
00277A A15B 3B
                                RTI
00278
         *TURNS OFF TX DMA MODE IN ADIA AND DMA CHAR #8
00279
00280
00281
00282
00283
00284
         RESET TOURAGE BIT IN CRI
00285
00286
CØ287
                          *THIS ROUTINE FETCHES THE ADDRESS FROM MEM BUFF
                 * AND COMPARES IT THE STATION ADDRESSES.
00288
       *IF CORRECT IT SETS THE ADD. RECV. BIT IN THE *RXFRAM. IF NOT THIS STATIONS RECV. CLR SYNC
00289
00290
                          *IS SET AND THE RECV BEGINS LOOKING FOR THE
00291
00292
                          *FLAG CONDITON AGAIN TO SYNC ON.
00294A A15C 34 04 CKADD PSHB
                12 A LDAB RXFRAM FIND OUT BUFFER ADDRESS
01 A BITB #$01
00295A A15E D6 12 A
ØØ296A A160 C5
00297A A162 27 04 A168 BEQ BUFCK1
00298A A164 9E 19 A LDX RXBUF2 LOAD HIGH ADD BUFF
00299A A166 20 02 A16A BRA BUFCK2
                      A BUFCK1 LDX RXBUF1
A BUFCK2 LDAB 0,X GET ADDRESS BYTE FROM BUFFER
A CMPB ADRES1 COMPARE RECV DATA TO POSSIBLE
00300A A168 9E
                17 A BUFCK1 LDX
00301A A15A E6
                84
00302A A16C D1
                18
                     A180 BEQ CKADD2 STATION ADDRESSES
00303A A16E 27
                10
                     A CMPB ADRES2
00304A A170 D1
                1C
                     A180 BEQ CKADD2 YES+BRANCH
00305A A172 27
                ØC
                     A CMPB ADRES3
A180 BEQ CKADD2 YES+BRANCH
00306A A174 D1
                1D
00307A A175 27
                08
                       * NO ADDRESS MATCH THEN CLEAR RECEIVE SYNC
00308
00309A A178 D6
                           LDAB CRIIMG
ORAB #$20 CLEAR SYNC IN ADLC
                25
                        A
00310A A17A CA
                20
                       A
                00 A STAB ADLCR1 DO IT
0A A18A BRA CKADD9
00311A A17C D7
00312A A17E 20
                     A CKADD2 LDAB RXFRAM
00313A A180 D6
                12
               92
                       A 00 0RAB #$02
00314A A182 CA
                              STAB RXFRAM SET ADD BIT IN RXFRAM
ØØ315A A184 D7
               12 A
                       A LDAB 1,X GET THE CONTROL BYTE
A STAB INCRTL SAVE THE CONTROL BYTE
                Øl
00315A A185 E6
                2B A STAB
04 CKADD9 PULB
ØØ317A A188 D7
ØØ318A A18A 35
00319A A18C 39
       MI DAGA AND ALBERTHIS SUBROUTINE TURNS OFF DMA CHAN 1 ENABLE AND
00322 *** TO ROLTDAR TIME *ADLC RECEIVE MODE OF OPERATION.
00323A A18D 34 02 RDMAOF PSHA
```

Figure 11. Non-Priority Mode Program Listing (Sheet 8 of 12)

TAGE I	009	NOPRI	ORT.SA:1	N	OPRI			
00324A	Algr	96	25	A		LDAA	CRITMG	GET IMAGE OF CR1
00325A			Ø8	A		SUBA		DISABLE RX DMA MODE IN ADLC
00325A			25	A		STAA	11	DISABLE RA DER MODE IN ADEC
00327A			50	A		STAA	AULCRI	MAKE 96 AM HORNER
00328A						LDAA	DMAPCR	FETCH DMA PCR DATA
00329A	A199	80	02	A		SUBA	#202	RESET CHAN 1 ENABLE BIT
00330A	A19B	97	54	A		STAA	DMAPCR	
			02			PULA		
00332A	A19F	39				RTS		
00334					*TURNS *IS DIS	OFF TX	DMA MODE	IN ADLC AND DMA CHAN #0
00335					*15 013	SABLED		
			02		TDMAOF		an 1 a	
90338A		-	25	A			CRIIMG	
00339A	AlA4	80	10	A		SUBA	#\$10	RESET TXDMA BIT IN CRI
00340A			25	A			CRIIMG	
00341A	AlA8	97	00	A		STAA	ADLCR1	DO IT
00342A			54	A		LDAA	DMAPCR	GET PCR CONTENTS
00343A	Alac	80	Øl	A		SUBA	#\$01	RESET CHAN #0 ENABLE BIT
00344A	Alae	97	54	A		STAA	DMAPCR	DO IT
00345A	AlBØ	35	02			PULA		
70346A	AlB2	39				RTS		
00349					*INTO	THE DMA	, CLEARS	E ALTERNATE RXBUFFER ADDRESS THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED
00349 00350					*INTO ' *THE PO * INTO	THE DMA	CLEARS TO THE NEX	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED
00349 00350 00351					*INTO ' *THE PO * INTO	THE DMA DINTER THE DM	, CLEARS TO THE NEX	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED
00349 00350 00351	AlB3	34	93 92		*INTO ' *THE PO * INTO RXEND	THE DMA DINTER THE DM	, CLEARS TO THE NEX	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED
00349 00350 00351 00353A	A1B3 A1B5	34 96	Ø2 12	H	*INTO ' *THE PO * INTO RXEND	THE DMA DINTER THE DMA PSHA LDAA	CLEARS TO THE NEXA	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED
00349 00350 00351 00351 00353A 00354A	A1B3 A1B5 A1B7	34 96 85	02 12 80	A	*INTO ' *THE PO * INTO RXEND	THE DMA DINTER THE DMA PSHA LDAA BITA	CLEARS TO THE NEXA RXFRAM #\$80	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME
00349 00350 00351 00353A 00354A 00355A	A1B3 A1B5 A1B7 A1B9	34 96 85 27	02 12 80 1B A1	A A D6	*INTO ' *THE PO * INTO RXEND	THE DMA DINTER THE DMA PSHA LDAA BITA BEQ	CLEARS TO THE NEXA RXFRAM #\$80 RXEND9	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE
00349 00350 00351 00353A 00354A 00355A 00356A 00357A	A1B3 A1B5 A1B7 A1B9 A1BB	34 96 85 27 80	02 12 80 1B A1	A A D6 A	*INTO ' *THE PO * INTO RXEND	THE DMA DINTER THE DM PSHA LDAA BITA BEQ SUBA	RXFRAM #\$80 RXEND9 #\$86	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT & ADD & CO
00349 00350 00351 00353A 00353A 00355A 00355A 00356A	A1B3 A1B5 A1B7 A1B9 A1BB	34 96 85 27 80 85	02 12 80 1B A1 86 01	A A D6 A	*INTO ' *THE PO * INTO RXEND	PSHA LDAA BITA BEQ SUBA BITA	RXFRAM #\$80 RXEND9 #\$86 #\$01	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT
00349 00350 00351 00353A 00353A 00355A 00355A 00355A	A1B3 A1B5 A1B7 A1B9 A1BB A1BD A1BF	34 96 85 27 80 85 27	02 12 80 1B A1 86 01 08 A1	A A D6 A A C9	*INTO (*THE PO * INTO	THE DMA DINTER THE DMA PSHA LDAA BITA BEQ SUBA BITA BEO	CLEARS TO THE NEXA RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD
00349 00350 00351 00353A 00355A 00355A 00355A 00356A 00359A 00359A	A1B3 A1B5 A1B7 A1B9 A1BB A1BD A1BF A1C1	34 96 85 27 80 85 27 80	02 12 80 1B A1 86 01 08 A1	A A D6 A C9	*THE PO *THE PO * INTO	PSHA LDAA BITA BEQ SUBA BEQ SUBA	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM
00349 00350 00351 00353A 00355A 00355A 00357A 00357A 00357A 00358A 00359A	AlB3 AlB5 AlB7 AlB9 AlBB AlBD AlBF AlC1 AlC3	34 96 85 27 80 85 27 80 9E	02 12 80 1B A1 86 01 08 A1 01	A A D6 A A C9 A	*THE PO *THE PO * INTO	PSHA LDAA BITA BEQ SUBA LDX	RXFRAM #S8Ø RXEND9 #\$86 #\$Ø1 RXEND1 #\$Ø1 RXEND1	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS
00349 00350 00351 00353A 00355A 00356A 00356A 00357A 00359A 00361A	AlB3 AlB5 AlB7 AlB9 AlBB AlBD AlBF AlC1 AlC3 AlC5	34 96 85 27 80 85 27 80 9E 9F	02 12 80 1B A1 86 01 08 A1 01 17	A A D6 A C9 A	*INTO ' *THE PO * INTO RXEND	PSHA LDAA BITA BEQ SUBA LDX STX	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS
00349 00350 00351 00353A 00355A 00355A 00357A 00357A 00358A 00357A 00361A	AlB3 AlB5 AlB7 AlB9 AlBB AlBD AlBF AlC1 AlC3 AlC5 AlC7	34 96 85 27 80 85 27 80 9E 9F 20	02 12 80 1B A1 86 01 08 A1 01 17 44 06 A1	A A D6 A C9 A A CF	*INTO ' *THE PO * INTO	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS
00349 00350 00351 00353A 00354A 00355A 00356A 00358A 00358A 00361A 00361A	A1B3 A1B5 A1B7 A1B9 A1BB A1BD A1BF A1C1 A1C3 A1C5 A1C7 A1C9	34 96 85 27 80 85 27 80 9E 9F 20 8B	02 12 80 1B A1 86 01 08 A1 01 17 44 06 A1	A A D6 A C9 A A CF	*INTO ' *THE PO * INTO	PSHA LDAA BITA BEQ SUBA BITA BEQ SUBA LDX STX BRA ADDA	RXFRAM #S8Ø RXEND9 #S86 #SØ1 RXEND1 #\$Ø1 RXEND1 #SØ1 RXBUF1 ADRG1H RXEND2 #SØ1	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS
00349 00350 00351 00353A 00354A 00355A 00355A 00358A 00358A 00358A 00358A 00361A 00361A	A1B3 A1B5 A1B7 A1B9 A1BB A1BD A1BF A1C1 A1C3 A1C5 A1C7 A1C9	34 96 85 27 80 85 27 80 9E 9F 20 8B	02 12 80 1B A1 86 01 08 A1 01 17 44 06 A1	A A D6 A C9 A A CF	*INTO ' *THE PO * INTO	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX	RXFRAM #S80 RXEND9 #S86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF1	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS
00349 00350 00351 00353A 00354A 00355A 00356A 00357A 00359A 00369A 00361A 00363A	A1B3 A1B5 A1B7 A1B9 A1BB A1BD A1C1 A1C3 A1C5 A1C7 A1C9 A1CB	34 96 85 27 80 85 27 80 9E 9F 20 8B 9E	02 12 80 1B A1 86 01 08 A1 01 17 44 06 A1 01 19	A A D G A A C G A A A C F A A A	*INTO ' *THE PO * INTO RXEND RXEND	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS
00349 00350 00351 00353A 00354A 00355A 00356A 00356A 00366A 00363A 00363A 00363A	A1B3 A1B5 A1B7 A1B9 A1BB A1BD A1C1 A1C3 A1C5 A1C7 A1C9 A1CB A1CD	34 96 85 27 80 85 27 89 9F 20 8B 9F 9F	02 12 80 1B A1 86 01 08 A1 01 17 44 06 A1 01 19	A A D G A A C G A A A C F A A A	*INTO ' *THE PO * INTO RXEND RXEND	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS
00349 00350 00351 00353A 00355A 00355A 00355A 00356A 00367A 00361A 00361A 00363A 00365A	AlB3 AlB5 AlB7 AlB9 AlBB AlBD AlBF AlC1 AlC3 AlC5 AlC7 AlC9 AlCB AlCD	34 96 85 27 80 85 27 89 99 99 99 99 99 88	02 12 80 1B A1 86 01 08 A1 01 17 44 06 A1 01 19 44 FFFF	A A D B A A C P A A A A A A	*INTO ' *THE PO * INTO RXEND RXEND1 RXEND2	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX LDX	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS LOAD HIGH ADDRESS SET UP BYTE COUNT REG TO MAX
00349 00350 00351 00353A 00355A 00355A 00356A 00356A 00367A 00360A 00360A 00366A 00366A 00366A 00366A	AlB3 AlB5 AlB7 AlB9 AlBB AlBD AlBF AlC1 AlC3 AlC5 AlC7 AlC9 AlCB AlCD AlCF AlD2	34 96 85 27 80 85 28 99 99 89 99 89 99 89	02 12 80 1B Al 86 01 08 Al 01 17 44 06 Al 01 19 44 FFFF	A A A A A A A	*INTO ' *THE PO * INTO RXEND RXEND RXEND1 RXEND2	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX LDX STX	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H #\$FFFF	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS LOAD HIGH ADDRESS SET UP BYTE COUNT REG TO MAX
00349 00350 00351 00353A 00355A 00355A 00355A 00356A 00356A 00361A 00361A 00363A 00363A 00363A 00363A	AlB3 AlB5 AlB7 AlB9 AlBB AlBD AlBF AlC1 AlC3 AlC5 AlC7 AlC9 AlCB AlCD AlCF AlD2 AlD4	34 96 85 27 80 85 28 99 99 88 99 99 99 97	02 12 80 1B Al 86 01 08 Al 01 17 44 06 Al 01 19 44 FFFF	A A A A A A A	*INTO ' *THE PO * INTO RXEND RXEND RXEND1 RXEND2	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX LDX STX STAA	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H #\$FFFF BCRG1H RXFRAM	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS LOAD HIGH ADDRESS SET UP BYTE COUNT REG TO MAX
00349 00350 00351 00353A 00355A 00355A 00356A 00356A 00366A 00366A 00366A 00366A 00366A 00366A 00366A 00366A	AlB3 AlB5 AlB7 AlB9 AlBB AlBD AlC1 AlC3 AlC5 AlC7 AlC9 AlCB AlCD AlCF AlD2 AlD4 AlD6	34 96 85 27 80 85 28 99 99 89 99 99 97 35	02 12 80 1B Al 86 01 08 Al 01 17 44 06 Al 01 19 44 FFFF 46	A A A A A A A	*INTO ' *THE PO * INTO RXEND RXEND RXEND1 RXEND2	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX LDX STX STAA	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H #\$FFFF BCRG1H RXFRAM	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS LOAD HIGH ADDRESS SET UP BYTE COUNT REG TO MAX
00353A 00353A 00355A 00355A 00355A 00356A 00356A 00361A 00361A 00363A 00365A 00365A 00365A 00365A	AlB3 AlB5 AlB7 AlB9 AlBB AlBD AlC1 AlC3 AlC5 AlC7 AlC9 AlCB AlCD AlCF AlD2 AlD4 AlD6	34 96 85 27 80 85 28 99 99 89 99 99 97 35	02 12 80 1B Al 86 01 08 Al 01 17 44 06 Al 01 19 44 FFFF 46	A A A A A A A	*INTO ' *THE PO * INTO RXEND RXEND RXEND1 RXEND2 RXEND9	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX LDX STX LDX STX STAA PULA RTS	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H #\$FFFF BCRG1H RXFRAM	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS LOAD HIGH ADDRESS SET UP BYTE COUNT REG TO MAX
00349 00350 00351 00351 00353A 00355A 00355A 00357A 00358A 00361A 00361A 00361A 00363A 00365A 00366A 00366A 00367A 00367A	AlB3 AlB5 AlB7 AlB8 AlBD AlBF AlC1 AlC3 AlC5 AlC7 AlC9 AlCB AlCD AlCF AlD4 AlD6 AlD8	34 96 85 27 88 92 98 98 98 98 97 33 39	02 12 80 1B A1 86 01 08 A1 01 17 44 06 A1 01 19 44 FFFF 46 12 02	A A A A A A A	*INTO *THE PO * INTO RXEND RXEND RXEND1 RXEND2 RXEND9 *SUBRO	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX LDX STX LDX STX STAA PULA RTS	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H #\$FFFF BCRG1H RXFRAM	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS LOAD HIGH ADDRESS SET UP BYTE COUNT REG TO MAX
00349 00350 00351 00351 00353A 00355A 00355A 00357A 00357A 00361A 00361A 00361A 00363A 00363A 00363A 00363A 00363A 00363A	AlB3 AlB5 AlB7 AlB8 AlBD AlBF AlC1 AlC3 AlC5 AlC7 AlC9 AlCB AlCD AlCF AlD4 AlD6 AlD8	34 96 85 27 88 92 98 98 98 98 97 33 39	02 12 80 1B A1 86 01 08 A1 01 17 44 06 A1 01 19 44 FFFF 46 12 02	A A A A A A A A	*INTO *THE PO * INTO RXEND RXEND RXEND1 RXEND2 RXEND9 *SUBROIT *AND CO	PSHA LDAA BITA BEQ SUBA LDX STX BRA ADDA LDX STX LDX STX STAA PULA RTS	RXFRAM #\$80 RXEND9 #\$86 #\$01 RXEND1 #\$01 RXBUF1 ADRG1H RXEND2 #\$01 RXBUF2 ADRG1H #\$FFFF BCRG1H RXFRAM	THE IN FRAME BIT, AND SETS XT RXBUFFER AREA TO BE LOADED TEST IF IN FRAME NO-BRANCH-LEAVE ROUTINE YES-CLEAR IN FRAME BIT &ADD & CO TEST HI OR LO ADDRESS NEXT BRANCH TO LOAD LOW ADD RESET ADD START BIT IN RXFRAM LOAD LOW ADDRESS LOAD HIGH ADDRESS SET UP BYTE COUNT REG TO MAX

Figure 11. Non-Priority Mode Program Listing (Sheet 9 of 12)

PAGE 0	010 1	NOPR	IORT.	SA:1	NOPRI			
00378A	A1 D9	31	02		YMTT	PSHA		
ØØ379A			04		VIII I			
				7707 A				DETERMINE WHICH TXBUF TO USE
ØØ38ØA						BITB		IS IT #1
ØØ381A								YESBRANCH
ØØ382A			04	AlE7		BEQ		
ØØ383A			15			LDX		NOIT'S #2
ØØ384A			02	AlE9		BRA	XMIT3	
ØØ385A			13		XMIT2	LDX	TXBUF1	
ØØ386A			18	A	XMIT3	LDAA		ADDRESS BYTE SET UP
ØØ387A	Aleb	A7	84	A		STAA		
ØØ388A	AlED	30	01			INX		
ØØ389A	Aler	96	1E	A		LDAA	CONTRL	CONTROL WORD SET UP
00390A	AlFl	84	ØE	A		ANDA	#\$PE	TEST IF 7 FRAMES SENT
00391A	A1F3	81	ØE	A		CMPA	#\$ØE	
ØØ392A	AlF5	27	15	A20C		BEO	XMTCLR	YES-BRANCH
ØØ393A			1 E	A		LDAA		NO-CONTINUE
00394A			02		XMIT1	ADDA		INCREMENT THE NS COUNT
00395A			84	A		STAA		LOAD IT OUT
00395A			1E	A		STAA	CONTRI	SAVE THE NEW CONTROL WORD
00390A			25	A		LDAA	CRIIMG	
00397A		-	10	A		ORAA		ENABLE DMA MODE OF OPERATION
00390A								
			ØØ	A				DO IT
00400A			25	A		STAA	CRIIMG	
00401A			94			PULB		
00402A			02			PULA		
00403A						RTS		
00404A			1E	A	XMTCLR		CONTRL	
00405A			ØE	A		SUBA	#\$ØE	CLR NS FRAME COUNT
addaca	3010							
00406A	A210	20	E7	Alf9		BRA	XMIT1	
00408					*ROUTI	NE TO	TURN RECEI	VER OPERATIONS OVER TO
00408					*ROUTI	NE TO	TURN RECEI	VER OPERATIONS OVER TO
00408					*ROUTI	NE TO	TURN RECEI TROLLR.	VER OPERATIONS OVER TO
ØØ4Ø8 ØØ4Ø9					*ROUTI	NE TO	TURN RECEI	VER OPERATIONS OVER TO
00408 00409 00411A	A212	34			*ROUTI	NE TO MA CON	TURN RECEITROLLR.	VER OPERATIONS OVER TO
00408 00409 00411A	A212	34	Ø2 54	SHRCK OF STATES	*ROUTII *THE DI	NE TO MA CON'	TURN RECEITROLLR.	VER OPERATIONS OVER TO
00408 00409 00411A	A212 A214	34 96	Ø2 54	SHRCK OF STATES	*ROUTION*THE DO	NE TO MA CON	TURN RECEITROLLR.	TURN ON DMA CHAN 1 (RECV)
00408 00409 00411A 00412A 00413A	A212 A214 A216	34 96 8A	Ø2 54	A LD BT	*ROUTIU *THE DO RDMAON	NE TO MA CON' PSHA LDAA ORAA	TURN RECEITROLLR. DMAPCR	TURN ON DMA CHAN 1 (RECV)
00408 00409 00411A 00412A 00413A	A212 A214 A216 A218	34 96 8A 97	Ø2 54 Ø2	A LD BT	*ROUTIN	NE TO MA CON' PSHA LDAA ORAA	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR	TURN ON DMA CHAN 1 (RECV)
00408 00409 00411A 00412A 00413A 00414A	A212 A214 A216 A218 A21A	34 96 8A 97 96	02 54 02 54	A A A	*ROUTIU *THE DO RDMAON	PSHA LDAA ORAA STAA LDAA	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG	TVER OPERATIONS OVER TO TURN ON DMA CHAN 1 (RECV)
00408 00409 00411A 00412A 00413A 00414A 00415A	A212 A214 A216 A218 A21A A21C	34 95 8A 97 96 8A	02 54 02 54 25 08		*ROUTIU *THE DE RDMAON	PSHA LDAA ORAA STAA LDAA ORAA	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION
00408 00409 00411A 00412A 00412A 00415A 00415A 00416A	A212 A214 A216 A218 A21A A21C A21E	34 96 8A 97 96 8A 97	02 54 02 54 25 08 25	A A A A A A	*ROUTIU *THE DE RDMAON	PSHA LDAA ORAA STAA LDAA ORAA STAA	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION
00408 00409 00411A 00412A 00413A 00415A 00416A 00416A	A212 A214 A216 A218 A21A A21C A21E A220	34 96 8A 97 96 8A 97	02 54 02 54 25 08 25 00		*ROUTIU *THE DE RDMAON	PSHA LDAA ORAA STAA LDAA ORAA STAA STAA	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION
00408 00409 00411A 00412A 00413A 00415A 00415A 00416A 00416A	A212 A214 A216 A218 A21A A21C A21C A220 A220	34 96 8A 97 96 8A 97 97 35	02 54 02 54 25 08 25 00 02	A A A A A A A A A	*ROUTII *THE DI RDMAON	PSHA LDAA ORAA STAA LDAA ORAA STAA STAA STAA	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI
00408 00409 00411A 00412A 00413A 00415A 00415A 00416A 00416A	A212 A214 A216 A218 A21A A21C A21C A220 A220	34 96 8A 97 96 8A 97 97 35	02 54 02 54 25 08 25 00 02	A A A A A A A A A	*ROUTII *THE DI RDMAON	PSHA LDAA ORAA STAA LDAA ORAA STAA STAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI
00408 00409 00411A 00412A 00413A 00416A 00416A 00416A 00416A 00416A 00417A	A212 A214 A216 A218 A21A A21C A21C A220 A220	34 96 8A 97 96 8A 97 97 35	02 54 02 54 25 08 25 00 02	A A A A A A A A A	*ROUTII *THE DI RDMAON	PSHA LDAA ORAA STAA LDAA ORAA STAA STAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI
00408 00409 00411A 00412A 00413A 00415A 00415A 00416A 00417A 00416A 00417A	A212 A214 A216 A218 A21A A21C A21C A220 A220	34 96 8A 97 96 8A 97 97 35	02 54 02 54 25 08 25 00 02	A A A A A A A	*ROUTII *THE DI RDMAON	PSHA LDAA ORAA STAA LDAA ORAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI HE ALTERNATE TX BUFFER RESS REG OF THE DMA CHAN Ø
00408 00409 00411A 00412A 00413A 00414A 00415A 00416A 00417A 00417A 00418A 00420A	A212 A214 A216 A218 A21A A21C A21E A220 A222 A224	34 96 8A 97 96 8A 97 97 35 39	02 54 02 54 25 08 25 00 02	A A A A A A A A A	*ROUTIU *THE DI RDMAON *SUBROU *ADDRES	PSHA LDAA ORAA STAA LDAA STAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI HE ALTERNATE TX BUFFER RESS REG OF THE DMA CHAN Ø
00408 00409 00411A 00412A 00413A 00415A 00416A 00417A 00418A 00419A 00420A	A212 A214 A216 A218 A21A A21C A21E A220 A222 A224	34 96 87 96 8A 97 97 35 39	02 54 02 54 25 08 25 00 02	A A A A A A A A A A A A A A A A A A A	*ROUTII *THE DI RDMAON *SUBROI *ADDRES	PSHA LDAA ORAA STAA LDAA ORAA STAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI HE ALTERNATE TX BUFFER RESS REG OF THE DMA CHAN Ø
00408 00409 00411A 00412A 00412A 00415A 00416A 00416A 00416A 00417A 00418A 00420A 00423	A212 A214 A214 A218 A21A A21C A21E A220 A222 A224	34 96 8A 97 97 35 39	02 54 02 54 25 08 25 00 02	A A A A A A A A A A A A A A A A A A A	*ROUTII *THE DI RDMAON *SUBROI *ADDRES	PSHA LDAA ORAA STAA LDAA ORAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI HE ALTERNATE TX BUFFER RESS REG OF THE DMA CHAN Ø GET TX FRAME STATUS
00408 00409 00411A 00411A 00413A 00415A 00416A 00416A 00416A 00417A 00418A 00423 00423	A212 A214 A216 A218 A21C A21E A220 A222 A224	34 96 8A 97 96 8A 97 97 35 39	02 54 02 54 25 08 25 00 02	A A A A A A A A A A A A A A A A A A A	*ROUTII *THE DI RDMAON *SUBROI *ADDRE: TDMAON	PSHA LDAA ORAA STAA LDAA ORAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI TO LOAD THO O THE ADDR	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI HE ALTERNATE TX BUFFER RESS REG OF THE DMA CHAN Ø GET TX FRAME STATUS TEST WHICH BUFFER TO USE
00408 00409 00411A 00412A 00412A 00415A 00416A 00416A 00417A 00418A 00420A 00423 00423	A212 A214 A216 A218 A21C A21E A220 A222 A224	34 96 8A 97 96 8A 97 97 35 39	02 54 02 54 25 08 25 00 02	A A A A A A A A A A A A A A A A A A A	*ROUTIE *THE DE RDMAON *SUBROE *ADDRES	PSHA LDAA ORAA STAA LDAA ORAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI TO LOAD TRO TO THE ADDR TXFRAM #\$01 TDMON1	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI HE ALTERNATE TX BUFFER RESS REG OF THE DMA CHAN Ø GET TX FRAME STATUS TEST WHICH BUFFER TO USE BRANCH NOT SET
00408 00409 00411A 00412A 00412A 00415A 00415A 00416A 00417A 00418A 00420A 00420A 00420A	A212 A214 A216 A218 A21C A21E A220 A222 A224	34 96 8A 97 97 35 39 34 96 85 26 8A	02 54 02 54 25 08 25 00 02	A A A A A A A A A A A A A A A A A A A	*ROUTII *THE DI RDMAON *SUBROI *ADDRES TDMAON	PSHA LDAA ORAA STAA LDAA ORAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI TO LOAD THE O THE ADDE TXFRAM #\$01 TDMON1 #\$01	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI HE ALTERNATE TX BUFFER RESS REG OF THE DMA CHAN Ø GET TX FRAME STATUS TEST WHICH BUFFER TO USE BRANCH NOT SET
00408 00409 00411A 00412A 00412A 00415A 00416A 00416A 00417A 00418A 00420A 00423 00423	A212 A214 A216 A218 A21C A21E A220 A222 A224 A222 A224	34 96 8A 97 97 35 39 34 96 85 26 8A 9E	02 54 02 54 25 08 25 00 02	A A A A A A A A A A A A A A A A A A A	*ROUTII *THE DI RDMAON *SUBROI *ADDRE:	PSHA LDAA ORAA STAA LDAA ORAA STAA PULA RTS	TURN RECEITROLLR. DMAPCR #\$02 DMAPCR CRIIMG #\$08 CRIIMG ADLCRI TO LOAD THE O THE ADDE TXFRAM #\$01 TDMON1 #\$01 TXBUF2	TURN ON DMA CHAN 1 (RECV) TURN ON ADLC TO DMA MODE OF OPERATION DO TI HE ALTERNATE TX BUFFER RESS REG OF THE DMA CHAN Ø GET TX FRAME STATUS TEST WHICH BUFFER TO USE BRANCH NOT SET

Figure 11. Non-Priority Mode Program Listing (Sheet 10 of 12)

PAGE 0	11 1	OPR	RIORT.SA	1:1	NOPRI					
00432A	A233	20	06	A23B		BRA	TDMON2			
00433A	A235	80	01	A	TDMON1	SUBA	#\$01			
00434A	A237	9E	13	A		LDX	TXBUF1	SELECT TX E	BUFFER #1	
00435A	A239	9F	40						REG IN DMA	
00436A		-		A	TDMON2	STAA	TXFRAM			
00437A							#\$0400			
00438A			42			STX	BCRGOH	DO IT	165 28 82 A1	
00439A				Δ		LDAA	DMARCR	ENARIE CHAN	I G TII DIE	
		0.3	0.1			0011	11 4 7 3			
MUPPOU	3244	07	EA	7		CMAA	# A F I			
77441A	A240	25	34	A		DILLA	DMAPCK			
10442A	A240	30	DZ.			PULA				
00443A	AZ4A	39				KIS			41 86 841 48 74 841	
00445					*SUBROU	JTINE	TO SET THE	INACTIVE II	OLE BIT IN THE	
10446					*STATUS	SOF	TWARE REGIST	TER A		
00448A	A24B	34	02		IDLE	PSHA				
00449A			10	A		LDAA	STATUS			
00450A	A24F	8A	0.1			ODAR	II C a 1	COM THE COTT	ID TOID DIM	
00451A	A251	97	10	A		STAA	STATUS		DO TO CAN	
70452A	A253	35	02			PULA	erron Asms			
70453A	A255	39	2.2			RTS				
DUTJJA	NESS	33				1110				
00455					*SUBRO	JTINE	TO CLEAR R	K STATUS		
00457A	A256	96	aa	Δ	CLEAR	LDAA	STATS1		CK OF STATUS1	
00457A				A	CLUMIC	CMPA			RE OF NO NEW STA	THE
00459A		-	07	1262		DNE	NOTCID	NEW CENTILC	?BRANCH	1100
00459A			26	A203		LDAA	CDOILE	CLEAD DECE	IVER STATUS	
00460A						CDAA	#\$20	CLEAR RECE.	IVER STATUS	
			2.0)	A						
00462A			N I	A			ADLCR2			
00463A			20			KII	Alias			
00464A					NOTCLR	LIJAB	SRIIMZ	00m mun 011	214 96 54	
00465A									D STATUS	
00466A									E IT TO THE NEW	
			2D	A		ANDA	SCRTCH	GET RID OF	OLD STATUS	A APIN
00468A									D SERVICE NEW ST	ATUS
00469A	A26D	16	FEØ3	AØ73			HIRQ1			
00471 00472							TO SET THE EGISTER	ABORT BIT	IN THE STATUS	
					METERN					
39474A	A270	34	02		RABOR'T	PSHA				
00475A			10	A			STATUS			
00475A			02	A			#\$02			
00477A	A276	97	10	A		STAA	STATUS			
00478A	A278	35	02	SMASS		PULA	UNIVE AREA			
0.021011		33	to distribute			1 0 111				
	V) / V					1/1/1)				
00480A									DIT TAL THE	
00480A 00481					*SUBRO	UTINE	TO SET THE	FCS ERROR	BIT IN THE OUS	

Figure 11. Non-Priority Mode Program Listing (Sheet 11 of 12)

0484A	A27B	34	02		CRCERR	PSHA					
Ø485A	A27D	96	10	A		LDAA	STATUS	SET	FCS ERROR	BIT	
Ø486A	A27F	8A	04	. A		ORAA	#\$04				
Ø487A	A281	97	10	A		STAA	STATUS				
0488A	A283	35	02			PULA					
0489A	A285	39				RTS					
00491							TO SET THE		ERROR BIT	IN THE	
00492					*STATUS	SOFT	MARE REGIS	TER			
0494A		-	02		DCDLST		CM N THE				
10495A			10	A			STATUS				
00496A			08	A		ORAA	#\$08				
00497A			10	A		STAA	STATUS				
00498A		-	02			PULA					
NEEFO	M290	39				KIS					
00501										IT IN STATUS	
00502					*SOFTWA	ARE REC	GISTER AND	CLEA	AR THE REC	EIVER STATUS	
00504A	A291	34	02		OVRUN1	PSIIA					
00505A	A293	96	10	A		LDAA	STATUS	SET	RX OVERRU	N BIT IN STATU	S
00506A			10	A		ORAA	#\$10				
00507A		-	10	A			STATUS				
00508A			02			PULA					
NEGUSA	AZ 9D	33				RIS					
00511							TO REMOVE				
00512 00513							ND IN FRAM EGISTER RX			E	
00515A	A29C	34	02		OUTFRM	PSHA					
00516A			12	A		LDAA	RXFRAM				
0517A			80	A		BITA		CK I	F IN FRAM	E	
00518A	A2A2	27	04	A2A8		BEQ	OUTFM9		BRANCH		
0519A	A2A4	80	86	A		SUBA	#\$86	YES-	-DECLARE E	ND OF FRAME	
00520A	A2A6	97	12	A		STAA	RXFRAM	SAVE	IT		
0521A	A2A8	35	02		OUTFM9	PULA					
0522A	A2AA	39				RTS					
00523						END					

Figure 11. Non-Priority Mode Program Listing (Sheet 12 of 12)

	18884			
	STATE			
	Common or or other			
	- Appendix			
	STATE			
	MESTA			
	TATE !			
	O. C. C. C. C. C. C. C. C. C. C. C. C. C.			
	XA BARTALDA			
	RAFTER			
CR IP IN FRAME	-			
V-BRANCH	7100			
ES-DECLARE END OF FRAME	824			
NAME IT	1 3 3 3 3 3			
The state of				
	1/			
	1/			
	1			
	M			
	YI			
	ΛΙ			
	/ \I			
	1			
	1			
	1			
	1			

Figure 11. Non-Priority Mude Program Listing (Slust 12 of 12)

Direct 14 Tat-Manue Trauminal Cohamatic Diagram

